PRELIMINARY
MX29LV128D T/B
128M-BIT [16M x 8/8M x 16] SINGLE VOLTAGE 3V ONLY FLASH MEMORY
FEATURES
GENERAL FEATURES
• 16,777,216 x 8 / 8,388,608 x 16 switchable
• Sector Structure
- 8KB(4KW) x 8 and 64KB(32KW) x 255
• Extra 128-word sector for security
- Features factory locked and identifiable, and customer lockable
• Sector Groups Protection / Chip Unprotect
- Provides sector group protect function to prevent program or erase operation in the protected sector group
- Provides chip unprotect function to allow code changing
- Provides temporary sector group unprotect function for code changing in previously protected sector groups
• Single Power Supply Operation
- 3.0 to 3.6 volt for read, erase, and program operations
• Latch-up protected to 100mA from -1V to 1.5xVcc
• Low Vcc write inhibit : Vcc <= VLKO
• Compatible with JEDEC standard
- Pinout and software compatible to single power supply Flash
PERFORMANCE
• High Performance
- Fast access time: 90ns
- Fast program time: 11us/word (typical)
- Fast erase time: 1s/sector (typical)
• Low Power Consumption
- Low active read current: 20mA (typical) at 5MHz
- Low standby current: 5uA (typical)
• Typical 100,000 erase/program cycle
• 10 years data retention
SOFTWARE FEATURES
• Erase Suspend/ Erase Resume
- Suspends sector erase operation to read data from or program data to another sector which is not being erased
• Status Reply
- Data# Polling & Toggle bits provide detection of program and erase operation completion
• Support Common Flash Interface (CFI)
HARDWARE FEATURES
• Ready/Busy# (RY/BY#) Output
- Provides a hardware method of detecting program and erase operation completion
• Hardware Reset (RESET#) Input
- Provides a hardware method to reset the internal state machine to read mode
• WP#/ACC input pin
- Hardware write protect pin/Provides accelerated program capability
PACKAGE
• 48-Pin TSOP
• 56-Pin TSOP
• 70-Pin SSOP
•
All Pb-free devices are RoHS Compliant
P/N:PM1327
REV. 0.07, MAR. 20, 2008
1
MX29LV128D T/B
BLOCK DIAGRAM DESCRIPTION
The block diagram on Page 4 illustrates a simplified architecture of MX29LV128D T/B. Each block in the block diagram
represents one or more circuit modules in the real chip used to access, erase, program, and read the memory array.
The "CONTROL INPUT LOGIC" block receives input pins CE#, OE#, WE#, RESET#, BYTE#, and WP#/ACC. It
creates internal timing control signals according to the input pins and outputs to the "ADDRESS LATCH AND BUFFER"
to latch the external address pins A0-AM(A22). The internal addresses are output from this block to the main array and
decoders composed of "X-DECODER", "Y-DECODER", "Y-PASS GATE", AND "FLASH ARRAY". The X-DECODER
decodes the word-lines of the flash array, while the Y-DECODER decodes the bit-lines of the flash array. The bit lines
are electrically connected to the "SENSE AMPLIFIER" and "PGM DATA HV" selectively through the Y-PASS GATES.
SENSE AMPLIFIERS are used to read out the contents of the flash memory, while the "PGM DATA HV" block is used
to selectively deliver high power to bit-lines during programming. The "I/O BUFFER" controls the input and output on
the Q0-Q15/A-1 pads. During read operation, the I/O BUFFER receives data from SENSE AMPLIFIERS and drives
the output pads accordingly. In the last cycle of program command, the I/O BUFFER transmits the data on Q0-Q15/A-
1 to "PROGRAM DATA LATCH", which controls the high power drivers in "PGM DATA HV" to selectively program the
bits in a word or byte according to the user input pattern.
The "PROGRAM/ERASE HIGH VOLTAGE" block comprises the circuits to generate and deliver the necessary high
voltage to the X-DECODER, FLASH ARRAY, and "PGM DATA HV" blocks. The logic control module comprises of the
"WRITE STATE MACHINE, WSM", "STATE REGISTER", "COMMAND DATA DECODER", and "COMMAND DATA
LATCH". When the user issues a command by toggling WE#, the command on Q0-A15/A-1 is latched in the COM-
MAND DATA LATCH and is decoded by the COMMAND DATA DECODER. The STATE REGISTER receives the
command and records the current state of the device. The WSM implements the internal algorithms for program or
erase according to the current command state by controlling each block in the block diagram.
ARRAY ARCHITECTURE
The main flash memory array can be organized as 16M Bytes x 8 or as 8M Words x 16. The details of the address
ranges and the corresponding sector addresses are shown in Table 1. Table 1.a shows the sector group architecture for
the Top Boot part, whereas Table 1.b shows the sector group architecture for the Bottom Boot part. The specific
security sector addresses are shown at the bottom off each of these tables.
P/N:PM1327
REV. 0.07, MAR. 20, 2008
5