电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

5962-8946303XC

产品描述Math Coprocessor, CMOS, CPGA68, CERAMIC, PGA-68
产品类别微控制器和处理器   
文件大小1MB,共43页
制造商Atmel (Microchip)
下载文档 详细参数 选型对比 全文预览 文档解析

5962-8946303XC概述

Math Coprocessor, CMOS, CPGA68, CERAMIC, PGA-68

5962-8946303XC规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称Atmel (Microchip)
零件包装代码PGA
包装说明PGA, PGA68,10X10
针数68
Reach Compliance Codeunknown
ECCN代码3A001.A.2.C
JESD-30 代码S-CPGA-P68
JESD-609代码e4
长度26.92 mm
端子数量68
最高工作温度125 °C
最低工作温度-55 °C
封装主体材料CERAMIC, METAL-SEALED COFIRED
封装代码PGA
封装等效代码PGA68,10X10
封装形状SQUARE
封装形式GRID ARRAY
电源5 V
认证状态Not Qualified
筛选级别MIL-STD-883
座面最大高度4.82 mm
最大压摆率150 mA
最大供电电压5.5 V
最小供电电压4.5 V
标称供电电压5 V
表面贴装NO
技术CMOS
温度等级MILITARY
端子面层Gold (Au)
端子形式PIN/PEG
端子节距2.54 mm
端子位置PERPENDICULAR
宽度26.92 mm
uPs/uCs/外围集成电路类型MATH PROCESSOR, COPROCESSOR
Base Number Matches1

文档解析

这份文档是关于TS68882增强型浮点协处理器的数据手册,它包含了大量的技术信息,对于硬件工程师、系统设计师或嵌入式系统开发者来说,以下是一些值得关注的技术信息:

  1. 协处理器特性

    • 八个通用浮点数据寄存器,每个都支持完整的80位扩展精度实数数据格式。
    • 67位的算术单元,用于执行中间精度大于扩展精度格式的非常快速计算。
    • 67位的桶式移位器,用于高速移位操作。
    • 专门硬件用于高速转换单精度、双精度和扩展格式以及内部扩展格式。
    • 独立的状态机控制主处理器通信,用于流水线指令处理。
  2. 指令集

    • 包含46条指令,包括35条算术运算。
    • 完全符合IEEE 754标准的所有要求和建议。
    • 支持IEEE标准未定义的函数,包括一整套三角函数和超越函数。
  3. 数据类型

    • 支持七种数据类型,包括字节、字和长整数;单精度、双精度和扩展精度实数;以及打包的二进制编码的十进制字符串实数。
  4. 硬件设计

    • 芯片上可用的22个常数,包括π、e和10的幂。
    • 虚拟内存/机器操作。
    • 高效的程序调用、上下文切换和中断处理机制。
  5. 兼容性和应用

    • 与THOMSON TS68000系列微处理器兼容。
    • 可以与任何8位、16位或32位数据总线的主处理器一起使用。
  6. 性能参数

    • 工作频率范围从16.67 MHz到33 MHz。
    • 供电电压为5V ± 10%。
  7. 质量与可靠性

    • 可以完全符合MIL-STD-883 Class B、DESC 5962-89436或ATMEL Grenoble标准。
  8. 封装信息

    • 提供了PGA 68陶瓷引脚阵列和CQFP 68陶瓷四平封装。
  9. 电气特性

    • 包括供电电压、输入/输出信号的电平、最大功耗等详细电气规格。
  10. 热特性

    • 提供了芯片结温、环境温度和功耗之间的关系,以及热阻信息。
  11. 机械和环境要求

    • 满足MIL-STD-883 Class B的机械和环境要求。
  12. 标记信息

    • 包括制造商的零件编号、等级标识、检验日期代码等。
  13. 质量一致性检验

    • 遵循MIL-M-38510和MIL-STD-883方法5005。
  14. 测试条件

    • 包括特定的加载网络和AC电气规格定义。
  15. 功能描述

    • 详细描述了协处理器的概念、编程模型、指令集、寻址模式等。
  16. 操作模式

    • 描述了TS68882作为协处理器和外围处理器的操作模式。
  17. 引脚分配和信号描述

    • 提供了详细的引脚分配图和信号功能描述。
  18. 订购信息

    • 提供了不同版本产品的订购信息,包括温度范围、频率和封装类型。

文档预览

下载PDF文档
Features
Eight General-purpose Floating-point Data Registers, Each Supporting a Full 80-bit
Extended Precision Real Data Format (a 64-bit Mantissa Plus a Sign Bit, and a 15-bit
Signed Exponent)
A 67-bit Arithmetic Unit to Allow Very Fast Calculations with Intermediate are Precision
Greater than the Extended Precision Format
A 67-bit Barrel Shifter for High-speed Shifting Operations (for Normalizing etc.)
Special-purpose Hardware for High-speed Conversion Between Single, Double, and
Extended Formats and the Internal Extended Format
An Independent State Machine to Control Main Processor Communication for
Pipelined Instruction Processing
Forty-six Instructions, Including 35 Arithmetic Operations
Full Conformation to the IEEE 754 Standard, Including All Requirements and
Suggestions
Support of Functions Not Defined by the IEEE Standard, Including a Full Set of
Trigonometric and Transcendental Functions
Seven Data Type Types: Byte, Word and Long Integers; Single, Double, and Extended
Precision Real Numbers; and Packed Binary Coded Decimal String Real Numbers
Twenty-two Constants Available In The On-chip ROM, Including
π,
e, and Powers of 10
Virtual Memory/Machine Operations
Efficient Mechanisms for Procedure Calls, Context Switches, and Interrupt Handling
Fully Concurrent Instruction Execution with the Main Processor
Fully Concurrent Instruction Execution of Multiple Floating-point Instructions
Use with any Host Processor, on an 8-, 16- or 32-bit Data Bus
Available in 16.67, 20, 25 and 33 MHz for T
c
from -55°C to +125°C
V
CC
= 5V
±
10%
CMOS
Enhanced
Floating-point
Co-processor
TS68882
Description
The TS68882 enhanced floating-point co-processor is a full implementation of the
IEEE Standard for Binary Floating-Point Arithmetic (754) for use with the THOMSON
TS68000 Family of microprocessors. It is a pin and software compatible upgrade of
the TS68881 with optimized MPU interface that provides over 1.5 times the perfor-
mance of the TS68881. It is implemented using VLSI technology to give systems
designers the highest possible functionality in a physically small device.
Intended primarily for use as a co-processor to the TS68020/68030 32-bit micropro-
cessor units (MPUs), the TS68882 provides a logical extension to the main MPU
integer data processing capabilities. It does this by providing a very high performance
floating-point arithmetic unit and a set of floating-point data registers that are utilized
in a manner that is analogous to the use of the integer data registers. The TS68882
instruction set is a natural extension of all earlier members of the TS68000 Family, and
supports all of the addressing modes of the host MPU. Due to the flexible bus inter-
face of the TS68000 Family, the TS68882 can be used with any of the MPU devices of
the TS68000 Family, and it may also be used as a peripheral to non-TS68000
processors.
Screening/Quality
This product could be manufactured
in full compliance with either:
MIL-STD-883 Class B
DESC 5962-89436
or According to ATMEL-
Grenoble Standards
Rev. 2119A–HIREL–04/02
R suffix
PGA 68
Ceramic Pin Grid Array
F suffix
CQFP 68
Ceramic Quad Flat Pack
1

5962-8946303XC相似产品对比

5962-8946303XC 5962-8946304XC 5962-8946303YC 5962-8946302XC 5962-8946302YC 5962-8946302YA 5962-8946301YC 5962-8946302XA 5962-8946301XC
描述 Math Coprocessor, CMOS, CPGA68, CERAMIC, PGA-68 Math Coprocessor, CMOS, CPGA68, CERAMIC, PGA-68 Math Coprocessor, CMOS, CQFP68, CERAMIC, QFP-68 Math Coprocessor, CMOS, CPGA68, CERAMIC, PGA-68 Math Coprocessor, CMOS, CQFP68, CERAMIC, QFP-68 Math Coprocessor, CMOS, CQFP68, CERAMIC, QFP-68 Math Coprocessor, CMOS, CQFP68, CERAMIC, QFP-68 Math Coprocessor, CMOS, CPGA68, CERAMIC, PGA-68 Math Coprocessor, 32-Bit, CMOS, CPGA68, CERAMIC, PGA-68
是否Rohs认证 不符合 不符合 不符合 不符合 不符合 不符合 不符合 不符合 不符合
零件包装代码 PGA PGA QFP PGA QFP QFP QFP PGA PGA
包装说明 PGA, PGA68,10X10 PGA, PGA68,10X10 QFP, QFP68,1.1SQ,50 PGA, PGA68,10X10 QFP, QFP68,1.1SQ,50 QFP, QFP68,1.1SQ,50 QFP, QFP68,1.1SQ,50 PGA, PGA68,10X10 PGA, PGA68,10X10
针数 68 68 68 68 68 68 68 68 68
Reach Compliance Code unknown unknown unknown unknown unknown compliant unknown compliant unknown
ECCN代码 3A001.A.2.C 3A001.A.2.C 3A001.A.2.C 3A001.A.2.C 3A001.A.2.C 3A001.A.2.C 3A001.A.2.C 3A001.A.2.C 3A001.A.2.C
JESD-30 代码 S-CPGA-P68 S-CPGA-P68 S-CQFP-G68 S-CPGA-P68 S-CQFP-G68 S-CQFP-G68 S-CQFP-G68 S-CPGA-P68 S-CPGA-P68
JESD-609代码 e4 e4 e4 e4 e4 e0 e4 e0 e4
长度 26.92 mm 26.92 mm 24.13 mm 26.92 mm 24.13 mm 24.13 mm 24.13 mm 26.92 mm 26.92 mm
端子数量 68 68 68 68 68 68 68 68 68
最高工作温度 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
最低工作温度 -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C
封装主体材料 CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
封装代码 PGA PGA QFP PGA QFP QFP QFP PGA PGA
封装等效代码 PGA68,10X10 PGA68,10X10 QFP68,1.1SQ,50 PGA68,10X10 QFP68,1.1SQ,50 QFP68,1.1SQ,50 QFP68,1.1SQ,50 PGA68,10X10 PGA68,10X10
封装形状 SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE
封装形式 GRID ARRAY GRID ARRAY FLATPACK GRID ARRAY FLATPACK FLATPACK FLATPACK GRID ARRAY GRID ARRAY
电源 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
筛选级别 MIL-STD-883 MIL-STD-883 MIL-STD-883 MIL-STD-883 MIL-STD-883 MIL-STD-883 MIL-STD-883 MIL-STD-883 MIL-STD-883
座面最大高度 4.82 mm 4.82 mm 3.43 mm 4.82 mm 3.43 mm 3.43 mm 3.43 mm 4.184 mm 4.82 mm
最大压摆率 150 mA 150 mA 150 mA 150 mA 150 mA 150 mA 150 mA 150 mA 150 mA
最大供电电压 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
最小供电电压 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
标称供电电压 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
表面贴装 NO NO YES NO YES YES YES NO NO
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY
端子面层 Gold (Au) Gold (Au) Gold (Au) Gold (Au) Gold (Au) Tin/Lead (Sn/Pb) - hot dipped Gold (Au) Tin/Lead (Sn/Pb) - hot dipped Gold (Au)
端子形式 PIN/PEG PIN/PEG GULL WING PIN/PEG GULL WING GULL WING GULL WING PIN/PEG PIN/PEG
端子节距 2.54 mm 2.54 mm 1.27 mm 2.54 mm 1.27 mm 1.27 mm 1.27 mm 2.54 mm 2.54 mm
端子位置 PERPENDICULAR PERPENDICULAR QUAD PERPENDICULAR QUAD QUAD QUAD PERPENDICULAR PERPENDICULAR
宽度 26.92 mm 26.92 mm 24.13 mm 26.92 mm 24.13 mm 24.13 mm 24.13 mm 26.92 mm 26.92 mm
uPs/uCs/外围集成电路类型 MATH PROCESSOR, COPROCESSOR MATH PROCESSOR, COPROCESSOR MATH PROCESSOR, COPROCESSOR MATH PROCESSOR, COPROCESSOR MATH PROCESSOR, COPROCESSOR MATH PROCESSOR, COPROCESSOR MATH PROCESSOR, COPROCESSOR MATH PROCESSOR, COPROCESSOR MATH PROCESSOR, COPROCESSOR
Base Number Matches 1 1 1 1 1 1 1 1 1

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 249  1919  644  673  542  5  39  13  14  11 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved