电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IS61NVP25672-250B1

产品描述SRAM 18Mb 256Kx72 250Mhz 2.5v - I/O
产品类别存储   
文件大小582KB,共37页
制造商ISSI(芯成半导体)
官网地址http://www.issi.com/
下载文档 详细参数 选型对比 全文预览

IS61NVP25672-250B1在线购买

供应商 器件名称 价格 最低购买 库存  
IS61NVP25672-250B1 - - 点击查看 点击购买

IS61NVP25672-250B1概述

SRAM 18Mb 256Kx72 250Mhz 2.5v - I/O

IS61NVP25672-250B1规格参数

参数名称属性值
Product AttributeAttribute Value
制造商
Manufacturer
ISSI(芯成半导体)
产品种类
Product Category
SRAM
RoHSN
Memory Size18 Mbit
Organization256 k x 72
Access Time2.6 ns
Maximum Clock Frequency250 MHz
接口类型
Interface Type
Parallel
电源电压-最大
Supply Voltage - Max
2.625 V
电源电压-最小
Supply Voltage - Min
2.375 V
Supply Current - Max600 mA
最小工作温度
Minimum Operating Temperature
0 C
最大工作温度
Maximum Operating Temperature
+ 70 C
安装风格
Mounting Style
SMD/SMT
封装 / 箱体
Package / Case
PBGA-209
系列
Packaging
Tube
数据速率
Data Rate
SDR
类型
Type
Synchronous
Number of Ports8
Moisture SensitiveYes
工厂包装数量
Factory Pack Quantity
84

文档预览

下载PDF文档
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418 
256K x 72, 512K x 36 and 1M x 18
18Mb, PIPELINE 'NO WAIT' STATE BUS SRAM
SEPTEMBER 2011
FEATURES
• 100 percent bus utilization
• No wait cycles between Read and Write
• Internal self-timed write cycle
• Individual Byte Write Control
• Single R/W (Read/Write) control pin
• Clock controlled, registered address,
data and control
DESCRIPTION
The 18 Meg 'NLP/NVP' product family feature high-speed,
low-power synchronous static RAMs designed to provide
a burstable, high-performance, 'no wait' state, device
for networking and communications applications. They
are organized as 256K words by 72 bits, 512K words
by 36 bits and 1M words by 18 bits, fabricated with
ISSI
's
advanced CMOS technology.
Incorporating a 'no wait' state feature, wait cycles are
eliminated when the bus switches from read to write, or
write to read. This device integrates a 2-bit burst counter,
high-speed SRAM core, and high-drive capability outputs
into a single monolithic circuit.
All synchronous inputs pass through registers are controlled
by a positive-edge-triggered single clock input. Operations
may be suspended and all synchronous inputs ignored
when Clock Enable, CKE is HIGH. In this state the internal
device will hold their previous values.
All Read, Write and Deselect cycles are initiated by the ADV
input. When the ADV is HIGH the internal burst counter
is incremented. New external addresses can be loaded
when ADV is LOW.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock inputs and when WE is LOW.
Separate byte enables allow individual bytes to be written.
A burst mode pin (MODE) defines the order of the burst
sequence. When tied HIGH, the interleaved burst sequence
is selected. When tied LOW, the linear burst sequence is
selected.
• Interleaved or linear burst sequence control us-
ing MODE input
• Three chip enables for simple depth expansion
and address pipelining
• Power Down mode
• Common data inputs and data outputs
CKE pin to enable clock and suspend operation
• JEDEC 100-pin TQFP, 119-ball PBGA, 165-ball
PBGA and 209-ball (x72) PBGA packages
• Power supply:
NVP: V
dd
2.5V (± 5%), V
ddq
2.5V (± 5%)
NLP: V
dd
3.3V (± 5%), V
ddq
3.3V/2.5V (± 5%)
• JTAG Boundary Scan for PBGA packages
• Industrial temperature available
• Lead-free available
• Leaded option available upon request
FAST ACCESS TIME
Symbol 
t
kq
t
kc
Parameter 
Clock Access Time
Cycle Time
Frequency
-250 
2.6
4
250
-200 
3.1
5
200
Units
ns
ns
MHz
Copyright © 2011 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no
liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on
any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause
failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written
assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc. — www.issi.com
Rev.  O
09/19/2011
1

IS61NVP25672-250B1相似产品对比

IS61NVP25672-250B1 IS61NVP51236-200B3I IS61NLP51236-200B3 IS61NLP51236-200B3-TR IS61NVP51236-200B3I-TR IS61NLP102418-200TQ-TR IS61NLP25672-200B1 IS61NLP102418-250B3-TR
描述 SRAM 18Mb 256Kx72 250Mhz 2.5v - I/O SRAM 18Mb 512Kx36 Sync SRAM 2.5v SRAM 18Mb 512Kx36 200Mhz Sync SRAM 3.3v SRAM 18Mb 512Kx36 200Mhz Sync SRAM 3.3v SRAM 18Mb 512Kx36 Sync SRAM 2.5v SRAM 18Mb 1Mbx18 200Mhz Sync SRAM 3.3v SRAM 18Mb 256Kx72 200Mhz Sync SRAM 3.3v SRAM 18Mb 1Mbx18 250Mhz Sync SRAM 3.3v
Product Attribute Attribute Value Attribute Value - Attribute Value Attribute Value Attribute Value - Attribute Value
制造商
Manufacturer
ISSI(芯成半导体) ISSI(芯成半导体) - ISSI(芯成半导体) ISSI(芯成半导体) ISSI(芯成半导体) - ISSI(芯成半导体)
产品种类
Product Category
SRAM SRAM - SRAM SRAM SRAM - SRAM
RoHS N N - N N N - N
Memory Size 18 Mbit 18 Mbit - 18 Mbit 18 Mbit 18 Mbit - 18 Mbit
Organization 256 k x 72 512 k x 36 - 512 k x 36 512 k x 36 1 M x 18 - 1 M x 18
Access Time 2.6 ns 3.1 ns - 3.1 ns 3.1 ns 3.1 ns - 2.6 ns
Maximum Clock Frequency 250 MHz 200 MHz - 200 MHz 200 MHz 200 MHz - 250 MHz
接口类型
Interface Type
Parallel Parallel - Parallel Parallel Parallel - Parallel
电源电压-最大
Supply Voltage - Max
2.625 V 2.625 V - 3.465 V 2.625 V 3.465 V - 3.465 V
电源电压-最小
Supply Voltage - Min
2.375 V 2.375 V - 3.135 V 2.375 V 3.135 V - 3.135 V
Supply Current - Max 600 mA 475 mA - 425 mA 475 mA 425 mA - 450 mA
最小工作温度
Minimum Operating Temperature
0 C - 40 C - 0 C - 40 C 0 C - 0 C
最大工作温度
Maximum Operating Temperature
+ 70 C + 85 C - + 70 C + 85 C + 70 C - + 70 C
安装风格
Mounting Style
SMD/SMT SMD/SMT - SMD/SMT SMD/SMT SMD/SMT - SMD/SMT
封装 / 箱体
Package / Case
PBGA-209 FBGA-165 - FBGA-165 FBGA-165 TQFP-100 - FBGA-165
系列
Packaging
Tube Tray - Reel Reel Reel - Reel
数据速率
Data Rate
SDR SDR - SDR SDR SDR - SDR
类型
Type
Synchronous Synchronous - Synchronous Synchronous Synchronous - Synchronous
Number of Ports 8 4 - 4 4 2 - 2
Moisture Sensitive Yes Yes - Yes Yes Yes - Yes
工厂包装数量
Factory Pack Quantity
84 144 - 2000 2000 800 - 2000
我写的第一个驱动程序,HELLOWORD如何让它运行啊?
我是新手.刚接触驱动程序编程 我按照网上的代码成功编译出HELLOWORD.SYS文件.可我不知道如何运行 通常我们见到的驱动程序一般都有SETUP.EXE文件可以进行安装.要不就是把硬件插上后.电脑自己会 ......
huangmin0728 嵌入式系统
AVR单片机GCC程序设计
AVR单片机GCC程序设计,芯艺出品...
tonytong Microchip MCU
北京市门头沟戒台寺风景区简介(组图)
戒台寺风景区是全国重点文物保护单位,历史悠久,规模宏大,殿宇巍峨,风景秀丽。戒台寺位于门头沟区的马鞍山麓,距北京35公里,距离区政府11公里,西靠极乐峰,南倚六国岭,北对石龙山,东眺北 ......
maker 聊聊、笑笑、闹闹
音频嵌入SDI的FPGA实现.pdf
音频嵌入SDI的FPGA实现.pdf ...
zxopenljx FPGA/CPLD
error LNK2019: unresolved external symbol "protected: void __cdecl CWnd::OnRButt
为什么我在EVC中添加 OnRButtonUp 和 OnRButtonDown 会提示 error LNK2019: unresolved external symbol "protected: void __cdecl CWnd::OnRButtonUp(unsigned int,class CPoint)" (?OnRButt ......
duyeqiang1215 嵌入式系统
2.5亿美金只出战8场比赛 贝克汉姆被指高薪低能
如果有人花了高价钱却买了不实用的东西,他一定会被嘲笑为“冤大头”。在ESPN专家马克·西蒙眼中,洛杉矶银河队就是这样的形象——他们用2.5亿美元从皇马弄来了贝克汉姆,后者却在前一个赛 ......
jiaju3721 聊聊、笑笑、闹闹

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2038  796  1269  458  2213  14  2  3  50  7 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved