电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IS61NLP51236-200B3

产品描述SRAM 18Mb 512Kx36 200Mhz Sync SRAM 3.3v
产品类别存储    存储   
文件大小582KB,共37页
制造商ISSI(芯成半导体)
官网地址http://www.issi.com/
下载文档 详细参数 选型对比 全文预览

IS61NLP51236-200B3在线购买

供应商 器件名称 价格 最低购买 库存  
IS61NLP51236-200B3 - - 点击查看 点击购买

IS61NLP51236-200B3概述

SRAM 18Mb 512Kx36 200Mhz Sync SRAM 3.3v

IS61NLP51236-200B3规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
厂商名称ISSI(芯成半导体)
零件包装代码BGA
包装说明TBGA, BGA165,11X15,40
针数165
Reach Compliance Codecompliant
ECCN代码3A991.B.2.A
Factory Lead Time10 weeks
最长访问时间3.1 ns
其他特性PIPELINED ARCHITECTURE
最大时钟频率 (fCLK)200 MHz
I/O 类型COMMON
JESD-30 代码R-PBGA-B165
JESD-609代码e0
长度15 mm
内存密度18874368 bit
内存集成电路类型ZBT SRAM
内存宽度36
功能数量1
端子数量165
字数524288 words
字数代码512000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织512KX36
输出特性3-STATE
封装主体材料PLASTIC/EPOXY
封装代码TBGA
封装等效代码BGA165,11X15,40
封装形状RECTANGULAR
封装形式GRID ARRAY, THIN PROFILE
并行/串行PARALLEL
峰值回流温度(摄氏度)NOT SPECIFIED
电源2.5/3.3,3.3 V
认证状态Not Qualified
座面最大高度1.2 mm
最大待机电流0.06 A
最小待机电流3.14 V
最大压摆率0.425 mA
最大供电电压 (Vsup)3.465 V
最小供电电压 (Vsup)3.135 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子面层Tin/Lead (Sn/Pb)
端子形式BALL
端子节距1 mm
端子位置BOTTOM
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度13 mm
Base Number Matches1

文档预览

下载PDF文档
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418 
256K x 72, 512K x 36 and 1M x 18
18Mb, PIPELINE 'NO WAIT' STATE BUS SRAM
SEPTEMBER 2011
FEATURES
• 100 percent bus utilization
• No wait cycles between Read and Write
• Internal self-timed write cycle
• Individual Byte Write Control
• Single R/W (Read/Write) control pin
• Clock controlled, registered address,
data and control
DESCRIPTION
The 18 Meg 'NLP/NVP' product family feature high-speed,
low-power synchronous static RAMs designed to provide
a burstable, high-performance, 'no wait' state, device
for networking and communications applications. They
are organized as 256K words by 72 bits, 512K words
by 36 bits and 1M words by 18 bits, fabricated with
ISSI
's
advanced CMOS technology.
Incorporating a 'no wait' state feature, wait cycles are
eliminated when the bus switches from read to write, or
write to read. This device integrates a 2-bit burst counter,
high-speed SRAM core, and high-drive capability outputs
into a single monolithic circuit.
All synchronous inputs pass through registers are controlled
by a positive-edge-triggered single clock input. Operations
may be suspended and all synchronous inputs ignored
when Clock Enable, CKE is HIGH. In this state the internal
device will hold their previous values.
All Read, Write and Deselect cycles are initiated by the ADV
input. When the ADV is HIGH the internal burst counter
is incremented. New external addresses can be loaded
when ADV is LOW.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock inputs and when WE is LOW.
Separate byte enables allow individual bytes to be written.
A burst mode pin (MODE) defines the order of the burst
sequence. When tied HIGH, the interleaved burst sequence
is selected. When tied LOW, the linear burst sequence is
selected.
• Interleaved or linear burst sequence control us-
ing MODE input
• Three chip enables for simple depth expansion
and address pipelining
• Power Down mode
• Common data inputs and data outputs
CKE pin to enable clock and suspend operation
• JEDEC 100-pin TQFP, 119-ball PBGA, 165-ball
PBGA and 209-ball (x72) PBGA packages
• Power supply:
NVP: V
dd
2.5V (± 5%), V
ddq
2.5V (± 5%)
NLP: V
dd
3.3V (± 5%), V
ddq
3.3V/2.5V (± 5%)
• JTAG Boundary Scan for PBGA packages
• Industrial temperature available
• Lead-free available
• Leaded option available upon request
FAST ACCESS TIME
Symbol 
t
kq
t
kc
Parameter 
Clock Access Time
Cycle Time
Frequency
-250 
2.6
4
250
-200 
3.1
5
200
Units
ns
ns
MHz
Copyright © 2011 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no
liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on
any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause
failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written
assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc. — www.issi.com
Rev.  O
09/19/2011
1

IS61NLP51236-200B3相似产品对比

IS61NLP51236-200B3 IS61NVP51236-200B3I IS61NVP25672-250B1 IS61NLP51236-200B3-TR IS61NVP51236-200B3I-TR IS61NLP102418-200TQ-TR IS61NLP25672-200B1 IS61NLP102418-250B3-TR
描述 SRAM 18Mb 512Kx36 200Mhz Sync SRAM 3.3v SRAM 18Mb 512Kx36 Sync SRAM 2.5v SRAM 18Mb 256Kx72 250Mhz 2.5v - I/O SRAM 18Mb 512Kx36 200Mhz Sync SRAM 3.3v SRAM 18Mb 512Kx36 Sync SRAM 2.5v SRAM 18Mb 1Mbx18 200Mhz Sync SRAM 3.3v SRAM 18Mb 256Kx72 200Mhz Sync SRAM 3.3v SRAM 18Mb 1Mbx18 250Mhz Sync SRAM 3.3v
Product Attribute - Attribute Value Attribute Value Attribute Value Attribute Value Attribute Value - Attribute Value
制造商
Manufacturer
- ISSI(芯成半导体) ISSI(芯成半导体) ISSI(芯成半导体) ISSI(芯成半导体) ISSI(芯成半导体) - ISSI(芯成半导体)
产品种类
Product Category
- SRAM SRAM SRAM SRAM SRAM - SRAM
RoHS - N N N N N - N
Memory Size - 18 Mbit 18 Mbit 18 Mbit 18 Mbit 18 Mbit - 18 Mbit
Organization - 512 k x 36 256 k x 72 512 k x 36 512 k x 36 1 M x 18 - 1 M x 18
Access Time - 3.1 ns 2.6 ns 3.1 ns 3.1 ns 3.1 ns - 2.6 ns
Maximum Clock Frequency - 200 MHz 250 MHz 200 MHz 200 MHz 200 MHz - 250 MHz
接口类型
Interface Type
- Parallel Parallel Parallel Parallel Parallel - Parallel
电源电压-最大
Supply Voltage - Max
- 2.625 V 2.625 V 3.465 V 2.625 V 3.465 V - 3.465 V
电源电压-最小
Supply Voltage - Min
- 2.375 V 2.375 V 3.135 V 2.375 V 3.135 V - 3.135 V
Supply Current - Max - 475 mA 600 mA 425 mA 475 mA 425 mA - 450 mA
最小工作温度
Minimum Operating Temperature
- - 40 C 0 C 0 C - 40 C 0 C - 0 C
最大工作温度
Maximum Operating Temperature
- + 85 C + 70 C + 70 C + 85 C + 70 C - + 70 C
安装风格
Mounting Style
- SMD/SMT SMD/SMT SMD/SMT SMD/SMT SMD/SMT - SMD/SMT
封装 / 箱体
Package / Case
- FBGA-165 PBGA-209 FBGA-165 FBGA-165 TQFP-100 - FBGA-165
系列
Packaging
- Tray Tube Reel Reel Reel - Reel
数据速率
Data Rate
- SDR SDR SDR SDR SDR - SDR
类型
Type
- Synchronous Synchronous Synchronous Synchronous Synchronous - Synchronous
Number of Ports - 4 8 4 4 2 - 2
Moisture Sensitive - Yes Yes Yes Yes Yes - Yes
工厂包装数量
Factory Pack Quantity
- 144 84 2000 2000 800 - 2000
485通信协议问题浅析
RS-485接口大多都是基于RS-232接口与电脑进行通信的,485协议编程都是基于串口编程的,而由于RS-232与RS-485接口的不同,由于RS-232只支持点对点通信,全双工通信,而RS-485是支持点对多点通信 ......
dingxinhongda 工业自动化与控制
关于GD32E230I2C 作为从机的问题
423880423881上面是GD作为从机的例程,但是烧录进去后,发现无法通信而且会卡在while(!i2c_flag_get(I2C0, I2C_FLAG_RBNE))里面死循环,用示波器测量的时候发现会挂死I2C,除了GPIO模拟I2C之外 ......
specially GD32 MCU
调试USB驱动时致使PC直接关机,可能的原因是什么呢?
我使用的CPU是S3C2442,USB电源是self-power模式,PC的电源线没有引到板子上。...
andyye1630 嵌入式系统
伴着川普的宣传 射频君在近两年是火了不能再火了 到处是文章 分享一个
射频芯片千亿市场,国产能全面替代吗? 凡是接入移动互联网的设备均需要射频前端芯片,随着联网设备数量持续增加,射频芯片市场持续增长。据Yole 数据,2018年全球移动终端射频前端市场 ......
btty038 无线连接
STM32F429I,出现下载时FLASH TIMEOUT
我的板子几个月年还是好好的, 不知道是什么原因现在总是提醒FLASH TIMEOUT是不是KILL出现了问题还是,我烧写了FLASH DUALBOOT使其写保护了、?我现在应该怎么办? ...
jsxykj1 stm32/stm8
求基于MSP430恒温箱的源程序
基于MSP430恒温箱的源程序...
159ab 微控制器 MCU

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1567  936  1493  618  929  7  3  54  49  36 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved