OXMPCI954-LQ-A,OXMPCI954-LQ-A pdf中文资料,OXMPCI954-LQ-A引脚图,OXMPCI954-LQ-A电路-Datasheet-电子工程世界

OXMPCI954-LQ-A: 产品描述integrated high performance quad uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.; 文件大小758KB，共121页; 制造商Oxford; 官网地址http://www.oxsemi.com

下载文档选型对比全文预览

OXMPCI954-LQ-A在线购买

供应商	器件名称	价格	最低购买	库存
	OXMPCI954-LQ-A	-	-	点击查看	点击购买

OXMPCI954-LQ-A概述

integrated high performance quad uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.

文档预览

下载PDF文档

全文
预览

OXmPCI954 DATA SHEET

EATURES

•

Integrated High Performance Quad UARTs,

8-bit Local Bus/Parallel Port.

3.3v PCI/miniPCI interface

•

Automated out-of-band flow control using CTS#/RTS#

and/or DSR#/DTR#

Arbitrary trigger levels for receiver and transmitter FIFO

interrupts and automatic in-band and out-of-band flow

control

Infra-red (IrDA) receiver and transmitter operation

9-bit data framing, as well as 5,6,7 and 8 bits

Detection of bad data in the receiver FIFO

Global Interrupt Status and readable FIFO levels to facilitate

implementation of efficient device drivers.

Local registers to provide status/control of device functions.

12 multi-purpose I/O pins, which can be configured as input

interrupt pins or ‘wake-up’.

Auto-detection of a wide range of optional Microwire

compatible EEPROMs, to re-configure device parameters.

Function access, to pre-configure each function prior to

handover to generic device drivers.

Operation via IO or memory mapping.

3.3V operation (5v tolerance on selected I/Os)

Extended Operating Temp. Range : -40C to 105C

160-pin LQFP or 176-pin VBGA package

•

Software compatible with OX16PCI954

Four 16C950 High performance UART channels

8-bit Pass-through Local Bus (PCI

Bridge)

IEEE1284 Compliant SPP/EPP/ECP parallel port

(with

external transceiver)

Efficient 32-bit, 33MHz, Multi-function target-only PCI

controller, fully compliant to PCI Local Bus specification 3.0,

and PCI Power Management Specification 1.1

PCI and miniPCI Modes

(with CLKRUN# and D3cold

support in miniPCI modes)

UARTs fully software compatible with 16C550-type devices.

UART operation up to 60 MHz via external clock source. Up

to 20MHz with the crystal oscillator.

Baud rates up to 60Mbps in external 1x clock mode and

15Mbps in asynchronous mode.

128-byte deep FIFO per transmitter and receiver

Flexible clock prescaler, from 1 to 31.875

Automated in-band flow control using programmable

Xon/Xoff in both directions

ESCRIPTION

The OXmPCI954 is a single chip solution for PCI and mini-

PCI based serial and parallel expansion add-in cards. It is

a dual function PCI device, where function 0 offers four

ultra-high performance OX16C950 UARTs, and function 1

is configurable either as an 8-bit Local Bus or a bi-

directional parallel port.

Each UART channel in the OXmPCI954 is the fastest

available PC-compatible UART, offering data rates up to

15Mbps and 128-byte deep transmitter and receiver FIFOs.

The deep FIFOs reduce CPU overhead and allow

utilisation of higher data rates. Each UART channel is

software compatible with the widely used industry-standard

16C550 devices (and compatibles), as well as the

OX16C95x family of high performance UARTs. In addition

to increased performance and FIFO size, the UARTs also

provide the full set of OX16C95x enhanced features

including automated in-band flow control, readable FIFO

levels etc.

To enhance device driver efficiency and reduce interrupt

latency, internal UARTs have multi-port features such as

shadowed FIFO fill levels, a global interrupt source register

and Good-Data Status, readable in four adjacent DWORD

registers visible to logical functions in I/O space and

memory space.

Expansion of serial cards beyond four channels is possible

using the 8-bit pass-through Local Bus function. The

addressable space can be increased up to 256 bytes, and

divided into four chip-select regions. This flexible

expansion scheme caters for cards with up to 20 serial

ports using external 16C950, 16C952, 16C954 or

compatible devices, or composite applications such as

combined serial and parallel port expansion cards. Serial

port cards with up to 20 ports (or with 4 serial ports and a

parallel port) can be designed without redefining any

device or timing parameters.

The parallel port is an IEEE 1284 compliant SPP/EPP/

ECP parallel port that fully supports the existing Centronics

interface. The parallel port can be enabled in place of the

Local Bus. An

external bus transceiver is required for 5V

parallel port operation.

For applications that do not require the local bus, or the

parallel port, card designers can assign a Subsystem

Vendor ID and a Subsystem ID directly using 32 input pins.

For full flexibility, all the default configuration register

values can be overwritten using an optional Microwire

compatible serial EEPROM. This EEPROM can also be

used to provide

function access

to pre-configure each

UART into enhanced modes or pre-configure devices on

the local bus/parallel port, prior to any PCI configuration

accesses and before control is handed to (generic) device

drivers.

Oxford Semiconductor Ltd.

External—Free Release

25 Milton Park, Abingdon, Oxon, OX14 4SH, UK

Tel: +44 (0)1235 824900

Fax: +44(0)1235 821141

Oxford Semiconductor 2005

OXmPCI954 DataSheet DS-0019 – June 2005

OXFORD SEMICONDUCTOR LTD.

OXmPCI954

ABLE OF

ONTENTS

4.1

4.2

4.3

PERFORMANCE COMPARISON.......................................................................................................... 6

OXMPCI954 DEVICE MODES............................................................................................................... 8

BLOCK DIAGRAM ................................................................................................................................ 9

PIN INFORMATION—160-PIN LQFP .................................................................................................. 10

MODES (SOFTWARE) BACKWARDS COMPATIBLE WITH THE OX16PCI954. .......................................................... 10

ENHANCED MODES OF OPERATION........................................................................................................................... 11

PIN DESCRIPTIONS......................................................................................................................................................... 12

MODES (SOFTWARE) BACKWARDS COMPATIBLE WITH THE OX16PCI954. .......................................................... 19

ENHANCED MODES OF OPERATION........................................................................................................................... 21

PIN DESCRIPTIONS......................................................................................................................................................... 23

5.1

5.2

5.3

PIN INFORMATION—176-PIN VBGA ................................................................................................. 19

7.1

7.2

7.2.1

7.3

7.3.1

7.3.2

7.3.3

7.4

7.4.1

7.4.2

7.4.3

7.4.4

7.4.5

7.4.6

7.4.7

7.4.8

7.5

7.6

7.6.1

7.6.2

7.7

7.8

7.9

7.10

CONFIGURATION & OPERATION ..................................................................................................... 30

PCI TARGET CONTROLLER.............................................................................................................. 31

OPERATION ..................................................................................................................................................................... 31

CONFIGURATION SPACE ............................................................................................................................................... 31

PCI CONFIGURATION SPACE REGISTER MAP........................................................................................................ 32

ACCESSING LOGICAL FUNCTIONS .............................................................................................................................. 35

PCI ACCESS TO INTERNAL UARTS........................................................................................................................... 35

PCI ACCESS TO 8-BIT LOCAL BUS............................................................................................................................ 36

PCI ACCESS TO PARALLEL PORT ............................................................................................................................ 37

ACCESSING LOCAL CONFIGURATION REGISTERS................................................................................................... 38

LOCAL CONFIGURATION AND CONTROL REGISTER ‘LCC’ (OFFSET 0X00) ........................................................ 38

MULTI-PURPOSE I/O CONFIGURATION REGISTER ‘MIC’ (OFFSET 0X04) ............................................................ 39

LOCAL BUS TIMING PARAMETER REGISTER 1 ‘LT1’ (OFFSET 0X08): .................................................................. 41

LOCAL BUS TIMING PARAMETER REGISTER 2 ‘LT2’ (OFFSET 0X0C): ................................................................. 42

UART RECEIVER FIFO LEVELS ‘URL’ (OFFSET 0X10)............................................................................................. 44

UART TRANSMITTER FIFO LEVELS ‘UTL’ (OFFSET 0X14)...................................................................................... 44

UART INTERRUPT SOURCE REGISTER ‘UIS’ (OFFSET 0X18)............................................................................... 44

GLOBAL INTERRUPT STATUS AND CONTROL REGISTER ‘GIS’ (OFFSET 0X1C) ................................................ 45

PCI INTERRUPTS............................................................................................................................................................. 47

POWER MANAGEMENT .................................................................................................................................................. 48

POWER MANAGEMENT OF FUNCTION 0 ................................................................................................................. 48

POWER MANAGEMENT OF FUNCTION 1 ................................................................................................................. 49

UNIQUE BAR OPTION – FOR FUNCTION 0 ................................................................................................................... 51

MINIPCI SUPPORT – ENHANCED MODES ONLY ......................................................................................................... 52

STANDALONE MODE ...................................................................................................................................................... 56

DEVICE DRIVERS ............................................................................................................................................................ 59

OPERATION – MODE SELECTION ................................................................................................................................. 60

450 MODE..................................................................................................................................................................... 60

550 MODE..................................................................................................................................................................... 60

EXTENDED 550 MODE ................................................................................................................................................ 60

750 MODE..................................................................................................................................................................... 60

650 MODE..................................................................................................................................................................... 60

950 MODE..................................................................................................................................................................... 61

REGISTER DESCRIPTION TABLES ............................................................................................................................... 62

RESET CONFIGURATION ............................................................................................................................................... 66

HARDWARE RESET .................................................................................................................................................... 66

External—Free Release

Page 3

8.1

8.1.1

8.1.2

8.1.3

8.1.4

8.1.5

8.1.6

8.2

8.3

8.3.1

INTERNAL OX16C950 UARTS ........................................................................................................... 60

DS-0019 Jun 05

OXFORD SEMICONDUCTOR LTD.

OXmPCI954

8.3.2

SOFTWARE RESET ..................................................................................................................................................... 66

8.4

TRANSMITTER & RECEIVER FIFOS .............................................................................................................................. 67

8.4.1

FIFO CONTROL REGISTER ‘FCR’ .............................................................................................................................. 67

8.5

LINE CONTROL & STATUS............................................................................................................................................. 68

8.5.1

FALSE START BIT DETECTION.................................................................................................................................. 68

8.5.2

LINE CONTROL REGISTER ‘LCR’............................................................................................................................... 68

8.5.3

LINE STATUS REGISTER ‘LSR’ .................................................................................................................................. 69

8.6

INTERRUPTS & SLEEP MODE........................................................................................................................................ 70

8.6.1

INTERRUPT ENABLE REGISTER ‘IER’....................................................................................................................... 70

8.6.2

INTERRUPT STATUS REGISTER ‘ISR’....................................................................................................................... 71

8.6.3

INTERRUPT DESCRIPTION ........................................................................................................................................ 71

8.6.4

SLEEP MODE ............................................................................................................................................................... 72

8.7

MODEM INTERFACE ....................................................................................................................................................... 72

8.7.1

MODEM CONTROL REGISTER ‘MCR’........................................................................................................................ 72

8.7.2

MODEM STATUS REGISTER ‘MSR’ ........................................................................................................................... 73

8.8

OTHER STANDARD REGISTERS ................................................................................................................................... 73

8.8.1

DIVISOR LATCH REGISTERS ‘DLL & DLM’................................................................................................................ 73

8.8.2

SCRATCH PAD REGISTER ‘SPR’ ............................................................................................................................... 73

8.9

AUTOMATIC FLOW CONTROL....................................................................................................................................... 74

8.9.1

ENHANCED FEATURES REGISTER ‘EFR’................................................................................................................. 74

8.9.2

SPECIAL CHARACTER DETECTION .......................................................................................................................... 75

8.9.3

AUTOMATIC IN-BAND FLOW CONTROL ................................................................................................................... 75

8.9.4

AUTOMATIC OUT-OF-BAND FLOW CONTROL ......................................................................................................... 75

8.10 BAUD RATE GENERATION............................................................................................................................................. 76

8.10.1

GENERAL OPERATION ............................................................................................................................................... 76

8.10.2

CLOCK PRESCALER REGISTER ‘CPR’...................................................................................................................... 76

8.10.3

TIMES CLOCK REGISTER ‘TCR’................................................................................................................................. 76

8.10.4

EXTERNAL 1X CLOCK MODE..................................................................................................................................... 78

8.10.5

CRYSTAL OSCILLATOR CIRCUIT .............................................................................................................................. 78

8.11 ADDITIONAL FEATURES ................................................................................................................................................ 78

8.11.1

ADDITIONAL STATUS REGISTER ‘ASR’ .................................................................................................................... 78

8.11.2

FIFO FILL LEVELS ‘TFL & RFL’ ................................................................................................................................... 79

8.11.3

ADDITIONAL CONTROL REGISTER ‘ACR’................................................................................................................. 79

8.11.4

TRANSMITTER TRIGGER LEVEL ‘TTL’ ...................................................................................................................... 80

8.11.5

RECEIVER INTERRUPT. TRIGGER LEVEL ‘RTL’ ...................................................................................................... 80

8.11.6

FLOW CONTROL LEVELS ‘FCL’ & ‘FCH’ .................................................................................................................... 80

8.11.7

DEVICE IDENTIFICATION REGISTERS...................................................................................................................... 80

8.11.8

CLOCK SELECT REGISTER ‘CKS’.............................................................................................................................. 81

8.11.9

NINE-BIT MODE REGISTER ‘NMR’ ............................................................................................................................. 81

8.11.10 MODEM DISABLE MASK ‘MDM’ .................................................................................................................................. 82

8.11.11 READABLE FCR ‘RFC’................................................................................................................................................. 82

8.11.12 GOOD-DATA STATUS REGISTER ‘GDS’.................................................................................................................... 82

8.11.13 PORT INDEX REGISTER ‘PIX’..................................................................................................................................... 82

8.11.14 CLOCK ALTERATION REGISTER ‘CKA’ ..................................................................................................................... 83

9.1

9.2

9.3

LOCAL BUS ........................................................................................................................................ 84

OVERVIEW ....................................................................................................................................................................... 84

OPERATION ..................................................................................................................................................................... 84

CONFIGURATION & PROGRAMMING............................................................................................................................ 85

10.1 OPERATION AND MODE SELECTION ........................................................................................................................... 86

10.1.1

SPP MODE ................................................................................................................................................................... 86

10.1.2

PS2 MODE.................................................................................................................................................................... 86

10.1.3

EPP MODE ................................................................................................................................................................... 86

10.1.4

ECP MODE ................................................................................................................................................................... 86

10.2 PARALLEL PORT INTERRUPT ....................................................................................................................................... 87

DS-0019 Jun 05

External—Free Release

Page 4

BIDIRECTIONAL PARALLEL PORT............................................................................................... 86

OXFORD SEMICONDUCTOR LTD.

OXmPCI954

10.3 REGISTER DESCRIPTION............................................................................................................................................... 88

10.3.1

PARALLEL PORT DATA REGISTER ‘PDR’ ................................................................................................................. 88

10.3.2

ECP FIFO ADDRESS / RLE ......................................................................................................................................... 88

10.3.3

DEVICE STATUS REGISTER ‘DSR’ ............................................................................................................................ 88

10.3.4

DEVICE CONTROL REGISTER ‘DCR’......................................................................................................................... 89

10.3.5

EPP ADDRESS REGISTER ‘EPPA’ ............................................................................................................................. 89

10.3.6

EPP DATA REGISTERS ‘EPPD1-4’ ............................................................................................................................. 89

10.3.7

ECP DATA FIFO ........................................................................................................................................................... 89

10.3.8

TEST FIFO .................................................................................................................................................................... 89

10.3.9

CONFIGURATION A REGISTER ................................................................................................................................. 89

10.3.10 CONFIGURATION B REGISTER ................................................................................................................................. 89

10.3.11 EXTENDED CONTROL REGISTER ‘ECR’................................................................................................................... 90

11.1 SPECIFICATION ............................................................................................................................................................... 91

11.1.1

ZONE 0: HEADER ........................................................................................................................................................ 92

11.1.2

ZONE 1: LOCAL CONFIGURATION REGISTERS....................................................................................................... 93

11.1.3

ZONE 2: IDENTIFICATION REGISTERS ..................................................................................................................... 94

11.1.4

ZONE 3: PCI CONFIGURATION REGISTERS ............................................................................................................ 94

11.1.5

ZONE 4 : POWER MANAGEMENT DATA

(AND DATA_SCALE ZONE) ............................................................. 95

11.1.6

ZONE 5 : FUNCTION ACCESS .................................................................................................................................... 95

SERIAL EEPROM ............................................................................................................................ 91

12.1

OPERATING CONDITIONS ............................................................................................................. 97

DC ELECTRICAL CHARACTERISTICS .......................................................................................................................... 97

13.1

13.2

13.3

AC ELECTRICAL CHARACTERISTICS.......................................................................................... 99

PCI BUS ............................................................................................................................................................................ 99

LOCAL BUS...................................................................................................................................................................... 99

SERIAL PORTS .............................................................................................................................................................. 101

15.1

15.2

TIMING WAVEFORMS................................................................................................................... 102

PACKAGE INFORMATION............................................................................................................ 117

160-PIN LQFP................................................................................................................................................................. 117

176-PIN VBGA ................................................................................................................................................................ 118

ORDERING INFORMATION .......................................................................................................... 119

DS-0019 Jun 05

External—Free Release

Page 5

OXMPCI954-LQ-A相似产品对比

	OXMPCI954-LQ-A	OXMPCI954	OXMPCI954-LQAG
描述	integrated high performance quad uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.	integrated high performance quad uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.	integrated high performance quad uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.

推荐资源

为什么要重视电源噪声问题？电源噪声产生的因素有哪些？

过流保护方法: (1) 减压法:是指在故障出现时,降低门级电压.由于短路电流比例于外加正门级电压Ug1,因此在故障时,可将正门级电压降低. (2) 切断脉冲方法:由于在过流时,Uce电压升高,我们利用检测集电极电压的方 ......; eeleader 工业自动化与控制

新手求助：max232或SP232E串口转换芯片的2引脚和6引脚该怎么接？: 271226 这是max232的原理图，请问： ① 2引脚V+和6引脚V-右侧的+10V和-10V是什么意思？是表示要接到+10V和-10V的电源上？还是表示这两个引脚位置的出口电压是+10V和-10V？ ② MAX232和SP ......; longhui520 PCB设计

请问大家如何快速显示wince界面: 大家好！如何能在7-8秒以内看到wince桌面？ usb com cs8900 sd touch nand 等驱动要加载，而不是精简的？...; eaglet_121 嵌入式系统

CCS的应用: 谁用CCS作过与计算机通信的程序，可以瞬时改变显示值...; baron 单片机

面向汽车应用的LED驱动技术浅谈: 中心议题：汽车LED照明的设计应用双LED应用方案简介解决方案：需要内部检测电阻器降低发生噪声干扰在过去的十年里，汽车电子产品有了突飞猛进的发展，车载电子控制、车载信息服务以及 ......; LED123 LED专区

唉，用了光纤猫电驴就从来都是低id了: 这两天用emule下载东西，唉，连接都是显示低id，下载奇慢。估计肯定是光纤猫的缘故设置了光纤猫的Upnp，甚至设置了DMZ主机都没有用不知道该怎么弄，大家有遇到这个问题的么？...; wangfuchong 聊聊、笑笑、闹闹

单线串行总线可传递相互隔离的电源和数据

　　医疗和工业应用经常为了病人和设备操作员的人身安全要求隔离电压达到2500Vac或更高。该隔离屏障不仅要把电源传输到传感器件上，而且还要传送往来于该器件上的数据。　　每一个穿越隔离屏障的数据信号都要求隔离。因此，在这些应用中，设计者可以通过选用串行总线而不是并行总线来节约成本。串行总线包括SPI、I 2 C和Dallas单线串行总线。　　Dallas单线总线只需要一根数据线(外加地线)...[详细]
减小ADC量化噪声的技术

　　数模转换器(ADC)提供了许多系统中模拟信号到数字信号的重要转换。它们完成一个模拟输入信号到二元有限长度输出命令的振幅量化，范围通常在6到18b之间，是一个固有的非线性过程。该非线性特性表现为ADC二元输出中的宽带噪声，称作量化噪声，它限制了一个ADC的动态范围。本文描述了两种时下最流行的方法来改善实际ADC应用中的量化噪声性能：过采样和高频抖动。　　为理解量化噪声缩减法，首先让我们回顾一...[详细]
改变血压监测仪的外观

　　“tensymetry”这个词在《韦伯斯特词典》中没有解释，但在医学界却广为人知。由Tensys Medical Systems公司开发的tensymetry是一种使用生物机械、电气、软件工程的专有组合技术。利用这三种强大的技术，你可在手术室内对病人的心跳血压进行精确、连续、实时和非侵入性测量。　　该技术结出的果实就是该公司的T-line Tensymeter产品。该产品线的最新进展是去年...[详细]
仿真人型机器人正在快速发展之中

　　最近我在芝加哥参观了Robots和Vision展览。尽管展厅的大部分都是优良的工业机器人应用，但在仿真仿真人型机器人领域取得的进步确实照亮了可做灵巧动作的机器人的未来。　　美国国家航空和宇宙航行局(NASA)的Michael Lutomski在开展第一天的主题演讲中对航天机器人Robonaut进行了一番颇有诱惑力的介绍。该航天机器人是NASA Johnson航天中心机器人系统科技部与美国国...[详细]
英特尔面向嵌入式的双核处理器和高速芯片组

2008 年 7 月 15 日，英特尔公司推出面向嵌入式用户的英特尔 ® 酷睿™ 2 双核处理器 T9400 和移动式英特尔 ® GM45 高速芯片组，并提供长达 7 年的超长生命周期支持。本次推出的处理器和芯片组是全新英特尔 ® 迅驰 ® 2 平台的构成组件，可为移动应用程序带来更卓越的性能、更耐久的电池使用时间和广泛的无线网络互操作性。此外，今日推出的英特尔 ® 酷...[详细]
飞兆的电平转换器简化SD卡应用设计

飞兆半导体公司 (Fairchild Semiconductor) 推出专为安全数字 (SD) 应用的设计人员而设能够简化其设计的低电压、双电源 SD 接口电平转换 FXL2SD106 ，具备内置的自动方向控制功能，可让器件感测和控制数据流动的方向，而无需方向控制接脚。这种自动方向控制功能降低了设计的复杂性，无需对控制方向的通用 I/O 接口 (GPIO) 进行编程...[详细]
IBM三星逆势下注芯片投资均超10亿美元

　　在全球半导体产业因景气不佳而纷传并购、整合之际，两大IT巨头三星、IBM日前却双双宣布，将强化半导体产业投资。　　三星电子本周一宣布，已向韩国证券交易所提交一份申请文件，打算2008年投下10.5亿美元，用于升级内存芯片生产线、改进技术工艺，从而提高产能并降低成本。无独有偶。本周二IBM公司宣布，未来3年将投资10亿美元，用于扩充位于纽约州 East Fishkill 的半导体工厂，以消...[详细]
TD-SCDMA射频测试解决方案

　　为确保中国TD-SCDMA网络规模商用的成功，运营商和设备供应商需要对入网设备进行大量的测试工作，其中射频测试尤为重要。安捷伦公司提供了符合3GPP 规范要求的TD-SCDMA 射频测试全面解决方案，并已广泛应用于各种基站、终端、直放站等设备测试中。下面将分别介绍应用于接收机测试、发射机测试（包括直放站测试）、射频一致性测试以及终端校准等方面的解决方案。 TD-SCDMA接收机性能...[详细]
游戏玩家失望：英特尔新款游戏芯片定价过高

　　英特尔公布了部分处理能力最强大的新款处理器价格，可能会令游戏玩家失望，因为它们的价格远高于媒体的报道。　　英特尔最新的价格表显示，英特尔面向游戏玩家的最新款处理器——Core 2 Extreme Quad-Core处理器的时钟频率为3.2GHz，价格为1499美元；与这款芯片略有不同的另一款芯片的价格为1399美元；另外一个版本Core 2 Extreme Quad-Core芯片的时钟频...[详细]
GPS监控系统将成为汽车电子产品市场新热门

根据台北车用电子商机推动办公室(TCPO)调查发现，随着驾驶者花费越来越多的时间于汽车中，车内加装各种电子设备已成为新款汽车与车后市场必然的趋势。除了汽车车身使用更多电子设备外，在行车娱乐需求带动下，车内(In-Vehicle)电子产品市场规模也不断增长。　　在TCPO最新的报告显示，2004年车内电子产品市场规模约为70亿美元，预计到2008年将增长至128亿美元。若以细项产品类别...[详细]
IDT 推出更低功耗的下一代双口RAM

IDT ® 公司（ Integrated Device Technology, Inc ）今天宣布，其不断扩大的多口 RAM 系列又添两个新型双口 RAM 器件。从工业控制到医疗成像和通信，新的 9Mb 和 4Mb 双端口器件可实现高达 200MHz 的性能，以满足苛刻的存储器缓冲要求。这两款器件采用 1.8V 内核电压，比现有解决方案的功耗更低。 ...[详细]
SoC时代:“胜者为王”的生死相搏

　　“如果没什么危害的话，就是你们不够努力，” 管理人员尽其所能压榨一切价值，而SoC开发团队自然也不能幸免。　　Cadence设计系统公司产品市场副总裁Steve Carlson与很多设计团队交谈后，向电子工程世界记者坦陈，设计工程师们无疑都面临着各种压力：其中包括经济环境困难、最终目标市场存在强大竞争以及有很多相似SoC产品的推出等。 Cadence设计系统公司产品市场副总裁Ste...[详细]
金卤灯电子镇流器Buck电路的优化设计

　　 0 引言　　金卤灯(MHL)作为一种绿色照明光源在室内外照明领域中逐渐得到了广泛的应用，然而，在使用这种绿色照明光源时，与之配套的金卤灯电子镇流器则是实现绿色金卤灯照明的关键所在。Buck电路是金卤灯电子镇流器的重要组成部分，主要用于在金卤灯稳态工作时的恒功率供电。因此，Buck电路的设计对整个电子镇流器的性能有非常重要的影响。　　 1 金卤灯电子镇流器　　金卤灯是HID灯中性...[详细]
牛津半导体推高度集成的NAS和RAID平台

　　2008年7月21日-牛津半导体推出最新存储平台，提供数字生活方式可靠，稳健的存储系统连接。　　牛津半导体推出了高度集成的OXE810x NAS平台，旨在桥接以太网(Ethernet)和多达两个SATA 硬盘。该公司还推出了OXUFS936x的RAID平台，为直接附加储存装置(DAS)提供至SATA调制解调器储存与整合硬件RAID控制器还原装置的通用接口(即USB2.0/FireWire...[详细]
Intel卷土重来携工艺优势进军消费电子

看准消费性电子市场的增长性与庞大商机，PC产业巨人Intel曾于2005年推出名为Viiv的家用数码娱乐平台，希望通过整合硬件、软件与服务，重现Centrino的成功。然而因为价位过高Viiv平台与各国供应商的合作屡屡受挫，加上微软已将数码娱乐列为PC操作系统的基本必备功能，所以对于非Viiv架构的PC，也能提供丰富的数码娱乐体验，且价位上更有竞争力，这也是Viiv推出后...[详细]

器件捷径: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多