OXMPCI954-LQAG,OXMPCI954-LQAG pdf中文资料,OXMPCI954-LQAG引脚图,OXMPCI954-LQAG电路-Datasheet-电子工程世界

OXMPCI954-LQAG: 产品描述integrated high performance quad uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.; 文件大小758KB，共121页; 制造商Oxford; 官网地址http://www.oxsemi.com

下载文档选型对比全文预览

OXMPCI954-LQAG在线购买

供应商	器件名称	价格	最低购买	库存
	OXMPCI954-LQAG	-	-	点击查看	点击购买

OXMPCI954-LQAG概述

integrated high performance quad uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.

文档预览

下载PDF文档

全文
预览

OXmPCI954 DATA SHEET

EATURES

•

Integrated High Performance Quad UARTs,

8-bit Local Bus/Parallel Port.

3.3v PCI/miniPCI interface

•

Automated out-of-band flow control using CTS#/RTS#

and/or DSR#/DTR#

Arbitrary trigger levels for receiver and transmitter FIFO

interrupts and automatic in-band and out-of-band flow

control

Infra-red (IrDA) receiver and transmitter operation

9-bit data framing, as well as 5,6,7 and 8 bits

Detection of bad data in the receiver FIFO

Global Interrupt Status and readable FIFO levels to facilitate

implementation of efficient device drivers.

Local registers to provide status/control of device functions.

12 multi-purpose I/O pins, which can be configured as input

interrupt pins or ‘wake-up’.

Auto-detection of a wide range of optional Microwire

compatible EEPROMs, to re-configure device parameters.

Function access, to pre-configure each function prior to

handover to generic device drivers.

Operation via IO or memory mapping.

3.3V operation (5v tolerance on selected I/Os)

Extended Operating Temp. Range : -40C to 105C

160-pin LQFP or 176-pin VBGA package

•

Software compatible with OX16PCI954

Four 16C950 High performance UART channels

8-bit Pass-through Local Bus (PCI

Bridge)

IEEE1284 Compliant SPP/EPP/ECP parallel port

(with

external transceiver)

Efficient 32-bit, 33MHz, Multi-function target-only PCI

controller, fully compliant to PCI Local Bus specification 3.0,

and PCI Power Management Specification 1.1

PCI and miniPCI Modes

(with CLKRUN# and D3cold

support in miniPCI modes)

UARTs fully software compatible with 16C550-type devices.

UART operation up to 60 MHz via external clock source. Up

to 20MHz with the crystal oscillator.

Baud rates up to 60Mbps in external 1x clock mode and

15Mbps in asynchronous mode.

128-byte deep FIFO per transmitter and receiver

Flexible clock prescaler, from 1 to 31.875

Automated in-band flow control using programmable

Xon/Xoff in both directions

ESCRIPTION

The OXmPCI954 is a single chip solution for PCI and mini-

PCI based serial and parallel expansion add-in cards. It is

a dual function PCI device, where function 0 offers four

ultra-high performance OX16C950 UARTs, and function 1

is configurable either as an 8-bit Local Bus or a bi-

directional parallel port.

Each UART channel in the OXmPCI954 is the fastest

available PC-compatible UART, offering data rates up to

15Mbps and 128-byte deep transmitter and receiver FIFOs.

The deep FIFOs reduce CPU overhead and allow

utilisation of higher data rates. Each UART channel is

software compatible with the widely used industry-standard

16C550 devices (and compatibles), as well as the

OX16C95x family of high performance UARTs. In addition

to increased performance and FIFO size, the UARTs also

provide the full set of OX16C95x enhanced features

including automated in-band flow control, readable FIFO

levels etc.

To enhance device driver efficiency and reduce interrupt

latency, internal UARTs have multi-port features such as

shadowed FIFO fill levels, a global interrupt source register

and Good-Data Status, readable in four adjacent DWORD

registers visible to logical functions in I/O space and

memory space.

Expansion of serial cards beyond four channels is possible

using the 8-bit pass-through Local Bus function. The

addressable space can be increased up to 256 bytes, and

divided into four chip-select regions. This flexible

expansion scheme caters for cards with up to 20 serial

ports using external 16C950, 16C952, 16C954 or

compatible devices, or composite applications such as

combined serial and parallel port expansion cards. Serial

port cards with up to 20 ports (or with 4 serial ports and a

parallel port) can be designed without redefining any

device or timing parameters.

The parallel port is an IEEE 1284 compliant SPP/EPP/

ECP parallel port that fully supports the existing Centronics

interface. The parallel port can be enabled in place of the

Local Bus. An

external bus transceiver is required for 5V

parallel port operation.

For applications that do not require the local bus, or the

parallel port, card designers can assign a Subsystem

Vendor ID and a Subsystem ID directly using 32 input pins.

For full flexibility, all the default configuration register

values can be overwritten using an optional Microwire

compatible serial EEPROM. This EEPROM can also be

used to provide

function access

to pre-configure each

UART into enhanced modes or pre-configure devices on

the local bus/parallel port, prior to any PCI configuration

accesses and before control is handed to (generic) device

drivers.

Oxford Semiconductor Ltd.

External—Free Release

25 Milton Park, Abingdon, Oxon, OX14 4SH, UK

Tel: +44 (0)1235 824900

Fax: +44(0)1235 821141

Oxford Semiconductor 2005

OXmPCI954 DataSheet DS-0019 – June 2005

OXFORD SEMICONDUCTOR LTD.

OXmPCI954

ABLE OF

ONTENTS

4.1

4.2

4.3

PERFORMANCE COMPARISON.......................................................................................................... 6

OXMPCI954 DEVICE MODES............................................................................................................... 8

BLOCK DIAGRAM ................................................................................................................................ 9

PIN INFORMATION—160-PIN LQFP .................................................................................................. 10

MODES (SOFTWARE) BACKWARDS COMPATIBLE WITH THE OX16PCI954. .......................................................... 10

ENHANCED MODES OF OPERATION........................................................................................................................... 11

PIN DESCRIPTIONS......................................................................................................................................................... 12

MODES (SOFTWARE) BACKWARDS COMPATIBLE WITH THE OX16PCI954. .......................................................... 19

ENHANCED MODES OF OPERATION........................................................................................................................... 21

PIN DESCRIPTIONS......................................................................................................................................................... 23

5.1

5.2

5.3

PIN INFORMATION—176-PIN VBGA ................................................................................................. 19

7.1

7.2

7.2.1

7.3

7.3.1

7.3.2

7.3.3

7.4

7.4.1

7.4.2

7.4.3

7.4.4

7.4.5

7.4.6

7.4.7

7.4.8

7.5

7.6

7.6.1

7.6.2

7.7

7.8

7.9

7.10

CONFIGURATION & OPERATION ..................................................................................................... 30

PCI TARGET CONTROLLER.............................................................................................................. 31

OPERATION ..................................................................................................................................................................... 31

CONFIGURATION SPACE ............................................................................................................................................... 31

PCI CONFIGURATION SPACE REGISTER MAP........................................................................................................ 32

ACCESSING LOGICAL FUNCTIONS .............................................................................................................................. 35

PCI ACCESS TO INTERNAL UARTS........................................................................................................................... 35

PCI ACCESS TO 8-BIT LOCAL BUS............................................................................................................................ 36

PCI ACCESS TO PARALLEL PORT ............................................................................................................................ 37

ACCESSING LOCAL CONFIGURATION REGISTERS................................................................................................... 38

LOCAL CONFIGURATION AND CONTROL REGISTER ‘LCC’ (OFFSET 0X00) ........................................................ 38

MULTI-PURPOSE I/O CONFIGURATION REGISTER ‘MIC’ (OFFSET 0X04) ............................................................ 39

LOCAL BUS TIMING PARAMETER REGISTER 1 ‘LT1’ (OFFSET 0X08): .................................................................. 41

LOCAL BUS TIMING PARAMETER REGISTER 2 ‘LT2’ (OFFSET 0X0C): ................................................................. 42

UART RECEIVER FIFO LEVELS ‘URL’ (OFFSET 0X10)............................................................................................. 44

UART TRANSMITTER FIFO LEVELS ‘UTL’ (OFFSET 0X14)...................................................................................... 44

UART INTERRUPT SOURCE REGISTER ‘UIS’ (OFFSET 0X18)............................................................................... 44

GLOBAL INTERRUPT STATUS AND CONTROL REGISTER ‘GIS’ (OFFSET 0X1C) ................................................ 45

PCI INTERRUPTS............................................................................................................................................................. 47

POWER MANAGEMENT .................................................................................................................................................. 48

POWER MANAGEMENT OF FUNCTION 0 ................................................................................................................. 48

POWER MANAGEMENT OF FUNCTION 1 ................................................................................................................. 49

UNIQUE BAR OPTION – FOR FUNCTION 0 ................................................................................................................... 51

MINIPCI SUPPORT – ENHANCED MODES ONLY ......................................................................................................... 52

STANDALONE MODE ...................................................................................................................................................... 56

DEVICE DRIVERS ............................................................................................................................................................ 59

OPERATION – MODE SELECTION ................................................................................................................................. 60

450 MODE..................................................................................................................................................................... 60

550 MODE..................................................................................................................................................................... 60

EXTENDED 550 MODE ................................................................................................................................................ 60

750 MODE..................................................................................................................................................................... 60

650 MODE..................................................................................................................................................................... 60

950 MODE..................................................................................................................................................................... 61

REGISTER DESCRIPTION TABLES ............................................................................................................................... 62

RESET CONFIGURATION ............................................................................................................................................... 66

HARDWARE RESET .................................................................................................................................................... 66

External—Free Release

Page 3

8.1

8.1.1

8.1.2

8.1.3

8.1.4

8.1.5

8.1.6

8.2

8.3

8.3.1

INTERNAL OX16C950 UARTS ........................................................................................................... 60

DS-0019 Jun 05

OXFORD SEMICONDUCTOR LTD.

OXmPCI954

8.3.2

SOFTWARE RESET ..................................................................................................................................................... 66

8.4

TRANSMITTER & RECEIVER FIFOS .............................................................................................................................. 67

8.4.1

FIFO CONTROL REGISTER ‘FCR’ .............................................................................................................................. 67

8.5

LINE CONTROL & STATUS............................................................................................................................................. 68

8.5.1

FALSE START BIT DETECTION.................................................................................................................................. 68

8.5.2

LINE CONTROL REGISTER ‘LCR’............................................................................................................................... 68

8.5.3

LINE STATUS REGISTER ‘LSR’ .................................................................................................................................. 69

8.6

INTERRUPTS & SLEEP MODE........................................................................................................................................ 70

8.6.1

INTERRUPT ENABLE REGISTER ‘IER’....................................................................................................................... 70

8.6.2

INTERRUPT STATUS REGISTER ‘ISR’....................................................................................................................... 71

8.6.3

INTERRUPT DESCRIPTION ........................................................................................................................................ 71

8.6.4

SLEEP MODE ............................................................................................................................................................... 72

8.7

MODEM INTERFACE ....................................................................................................................................................... 72

8.7.1

MODEM CONTROL REGISTER ‘MCR’........................................................................................................................ 72

8.7.2

MODEM STATUS REGISTER ‘MSR’ ........................................................................................................................... 73

8.8

OTHER STANDARD REGISTERS ................................................................................................................................... 73

8.8.1

DIVISOR LATCH REGISTERS ‘DLL & DLM’................................................................................................................ 73

8.8.2

SCRATCH PAD REGISTER ‘SPR’ ............................................................................................................................... 73

8.9

AUTOMATIC FLOW CONTROL....................................................................................................................................... 74

8.9.1

ENHANCED FEATURES REGISTER ‘EFR’................................................................................................................. 74

8.9.2

SPECIAL CHARACTER DETECTION .......................................................................................................................... 75

8.9.3

AUTOMATIC IN-BAND FLOW CONTROL ................................................................................................................... 75

8.9.4

AUTOMATIC OUT-OF-BAND FLOW CONTROL ......................................................................................................... 75

8.10 BAUD RATE GENERATION............................................................................................................................................. 76

8.10.1

GENERAL OPERATION ............................................................................................................................................... 76

8.10.2

CLOCK PRESCALER REGISTER ‘CPR’...................................................................................................................... 76

8.10.3

TIMES CLOCK REGISTER ‘TCR’................................................................................................................................. 76

8.10.4

EXTERNAL 1X CLOCK MODE..................................................................................................................................... 78

8.10.5

CRYSTAL OSCILLATOR CIRCUIT .............................................................................................................................. 78

8.11 ADDITIONAL FEATURES ................................................................................................................................................ 78

8.11.1

ADDITIONAL STATUS REGISTER ‘ASR’ .................................................................................................................... 78

8.11.2

FIFO FILL LEVELS ‘TFL & RFL’ ................................................................................................................................... 79

8.11.3

ADDITIONAL CONTROL REGISTER ‘ACR’................................................................................................................. 79

8.11.4

TRANSMITTER TRIGGER LEVEL ‘TTL’ ...................................................................................................................... 80

8.11.5

RECEIVER INTERRUPT. TRIGGER LEVEL ‘RTL’ ...................................................................................................... 80

8.11.6

FLOW CONTROL LEVELS ‘FCL’ & ‘FCH’ .................................................................................................................... 80

8.11.7

DEVICE IDENTIFICATION REGISTERS...................................................................................................................... 80

8.11.8

CLOCK SELECT REGISTER ‘CKS’.............................................................................................................................. 81

8.11.9

NINE-BIT MODE REGISTER ‘NMR’ ............................................................................................................................. 81

8.11.10 MODEM DISABLE MASK ‘MDM’ .................................................................................................................................. 82

8.11.11 READABLE FCR ‘RFC’................................................................................................................................................. 82

8.11.12 GOOD-DATA STATUS REGISTER ‘GDS’.................................................................................................................... 82

8.11.13 PORT INDEX REGISTER ‘PIX’..................................................................................................................................... 82

8.11.14 CLOCK ALTERATION REGISTER ‘CKA’ ..................................................................................................................... 83

9.1

9.2

9.3

LOCAL BUS ........................................................................................................................................ 84

OVERVIEW ....................................................................................................................................................................... 84

OPERATION ..................................................................................................................................................................... 84

CONFIGURATION & PROGRAMMING............................................................................................................................ 85

10.1 OPERATION AND MODE SELECTION ........................................................................................................................... 86

10.1.1

SPP MODE ................................................................................................................................................................... 86

10.1.2

PS2 MODE.................................................................................................................................................................... 86

10.1.3

EPP MODE ................................................................................................................................................................... 86

10.1.4

ECP MODE ................................................................................................................................................................... 86

10.2 PARALLEL PORT INTERRUPT ....................................................................................................................................... 87

DS-0019 Jun 05

External—Free Release

Page 4

BIDIRECTIONAL PARALLEL PORT............................................................................................... 86

OXFORD SEMICONDUCTOR LTD.

OXmPCI954

10.3 REGISTER DESCRIPTION............................................................................................................................................... 88

10.3.1

PARALLEL PORT DATA REGISTER ‘PDR’ ................................................................................................................. 88

10.3.2

ECP FIFO ADDRESS / RLE ......................................................................................................................................... 88

10.3.3

DEVICE STATUS REGISTER ‘DSR’ ............................................................................................................................ 88

10.3.4

DEVICE CONTROL REGISTER ‘DCR’......................................................................................................................... 89

10.3.5

EPP ADDRESS REGISTER ‘EPPA’ ............................................................................................................................. 89

10.3.6

EPP DATA REGISTERS ‘EPPD1-4’ ............................................................................................................................. 89

10.3.7

ECP DATA FIFO ........................................................................................................................................................... 89

10.3.8

TEST FIFO .................................................................................................................................................................... 89

10.3.9

CONFIGURATION A REGISTER ................................................................................................................................. 89

10.3.10 CONFIGURATION B REGISTER ................................................................................................................................. 89

10.3.11 EXTENDED CONTROL REGISTER ‘ECR’................................................................................................................... 90

11.1 SPECIFICATION ............................................................................................................................................................... 91

11.1.1

ZONE 0: HEADER ........................................................................................................................................................ 92

11.1.2

ZONE 1: LOCAL CONFIGURATION REGISTERS....................................................................................................... 93

11.1.3

ZONE 2: IDENTIFICATION REGISTERS ..................................................................................................................... 94

11.1.4

ZONE 3: PCI CONFIGURATION REGISTERS ............................................................................................................ 94

11.1.5

ZONE 4 : POWER MANAGEMENT DATA

(AND DATA_SCALE ZONE) ............................................................. 95

11.1.6

ZONE 5 : FUNCTION ACCESS .................................................................................................................................... 95

SERIAL EEPROM ............................................................................................................................ 91

12.1

OPERATING CONDITIONS ............................................................................................................. 97

DC ELECTRICAL CHARACTERISTICS .......................................................................................................................... 97

13.1

13.2

13.3

AC ELECTRICAL CHARACTERISTICS.......................................................................................... 99

PCI BUS ............................................................................................................................................................................ 99

LOCAL BUS...................................................................................................................................................................... 99

SERIAL PORTS .............................................................................................................................................................. 101

15.1

15.2

TIMING WAVEFORMS................................................................................................................... 102

PACKAGE INFORMATION............................................................................................................ 117

160-PIN LQFP................................................................................................................................................................. 117

176-PIN VBGA ................................................................................................................................................................ 118

ORDERING INFORMATION .......................................................................................................... 119

DS-0019 Jun 05

External—Free Release

Page 5

OXMPCI954-LQAG相似产品对比

	OXMPCI954-LQAG	OXMPCI954	OXMPCI954-LQ-A
描述	integrated high performance quad uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.	integrated high performance quad uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.	integrated high performance quad uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.

推荐资源

我自己写了个PCM驱动，在WINCE6中，如何屏蔽掉开发板自带的AC97驱动呢？: rt，自己改写了wavedev2声音驱动模型，做了个pcm的驱动构架，生成了s3c6410_pcm_drv.dll,用DM加载不上，现在有2个怀疑的地方，一个是我的prefix 为WAV，可能与系统自带的AC97驱动prefix重名， ......; uiaong 嵌入式系统

【基于瑞萨R7F0C8的多功能测量表之5、作品提交-等待改进精度】: 本帖最后由 jofficer 于 2014-9-7 23:39 编辑开发环境：活动开发板+12864液晶，cubesuite+性能：实现频率测量，测量范围2Hz-7.5Mhz，测量误差（...; jofficer 瑞萨MCU/MPU

你可能用的是“假宽带”: {:1_142:}管管家在农村，15年12月份欢天喜地的迎接光纤入户，办了20M电信光纤宽带（此前是普通电话线4M），想着终于可以美美的刷网刷的飞起了~可是，结果却并没有那么美好。准确的说刚刚办好 ......; okhxyyo 聊聊、笑笑、闹闹

板子电源输出不正常？: 板子电源输出不正常？用的TI电源，输出三路，有一路输出电压不对，最后换一个电感就好了，但是其他板子都是正常的，是电感坏了还是电感值的影响呢？ ...; gurou1 电源技术

周立功arm培训（全）PDF: 33842...; bkkman 单片机

请教三星S3C44b0x LCD管脚与液晶屏的接口如何连线: 大家好！请问三星S3C44b0x 上LCD管脚和液晶屏接口如何连线呢？规格如下： LCD管脚： 1~8: VD0~VD7 9 : VFRAME 10 : GND 11 : VCLK 12 : VLINE 13 : VCTL 14 : VM 15 : NRESET ......; rocky_z ARM技术

在PSpice中仿真数字滤波器的传输线设计

　　设计人员使用Pspice时主要是仿真模拟电路。不过，用它也可以仿真数字滤波器。一个数字滤波器中的主要部件是延时元件、加法器和乘法器。加法器和乘法器可以用运算放大器来实现，延时元件可以用一根传输线来仿真。PSpice中的传输线是一种已被遗忘很久的元件，它可以实现数秒的延迟。　　　　例如，图1给出了一个二阶的回归数字滤波器。该滤波器的传递函数是：　　其中，H(z)是数字滤波器的传...[详细]
英飞凌首超意法瑞萨工业份额排名第一

　　据市场调研公司Semicast最近发表的研究报告，英飞凌（Infineon）首次在工业市场排名第一，超过了意法半导体（ST）和瑞萨（Renesas）科技。　　据这项反映2007年市场状况的研究报告，英飞凌的市场份额从上一年的6.4%上升到7.5%。意法半导体的份额则从7.8%降至7.0%。瑞萨科技的市场份额从5.4%提高到6.5%。德州仪器（TI）的市场从5.7%上升到6.3%，但它的排...[详细]
未来五年中国UHFRFID市场增长率达82.8%

据 IDC 最新发布的报告《中国 RFID 行业解决方案市场 2007-2011 年预测与分析》显示， 2006 年 RFID 跨行业应用总体市场规模为 24.2 亿元 ( 约 3.02 亿美元 ) ，涵盖的应用领域包括供应链、人员、财产、车辆管理，门禁控制、防伪、动物识别等，其中超高频 RFID 应用市场规模占 RFID 总体应用规模的 10....[详细]
超高频RFID与其他无线网络的电磁兼容性研究

　　无线射频识别(RFID)技术是一种非接触式的自动识别技术，它通过射频信号从目标对象读写相关数据实现自动识别。RFID基本系统由标签、阅读器以及读写器天线3部分组成。　　RFID技术利用射频信号作为信息传输中介实现远距离信息获取，通过高数据速率实现对高速运动物体的识别，并可同时识别多个标签。正由于RFID技术的诸多优点，它在物流管理、公共安全、仓储管理、门禁防伪等方面的应用迅速展开，国际上...[详细]
台湾晶圆厂登陆将进一步开放政策最快9月出台

　　马英九7月10日表示，晶圆厂赴大陆投资会进一步开放。这是否意味包括晶圆制程朝90纳米及十二英寸晶圆厂近期将可望解禁？台当局“经济部投审会”表示，“经济部”正在研议中，还未决定开放范围，预计八月会紧锣密鼓邀集相关单位及业者协商，晶圆产业进一步开放的具体政策最快九月才会宣布。　　据台湾中广新闻网报道，马英九支持对合理且必要的高科技业，进一步开放登陆投资。这番话被解读目前开放八英寸晶圆及0.1...[详细]
基于逻辑分析内核的FPGA电路内调试技术

　　随着FPGA融入越来越多的能力，对有效调试工具的需求将变得至关重要。对内部可视能力的事前周密计划将能使研制组采用正确的调试战略，以更快完成他们的设计任务。　　“我知道我的设计中存在一个问题，但我没有很快找到问题所需要的内部可视能力。”由于缺乏足够的内部可视能力，调试FPGA基系统可能会受挫。使用通常包含整个系统的较大FPGA时，调试的可视能力成为很大的问题。为获得内部可视能力，设计工程师必...[详细]
开拓医疗电子数据转换器扮重要角色

　　根据专业研究机构Databeans最新的报告内容，2007年医疗半导体市场超过26.3亿美元。由于产品设计对于更小尺寸、更低功耗与更高速度的要求提高，因此数据转换器、传感器和电源芯片成为医疗电子需求最大的半导体器件。　　作为连接模拟和数字世界的桥梁，数据转换器是电子产品数字化的关键，它定义了图像、声音、精度、速度和用户接口。在当今大多数高性能医学成像设备中，对数据转换器的性能要求越来越...[详细]
丁希仑：快乐“机器人”

　　“就好像变形金刚”，丁希仑这么描述他的机器人。　　当讲到飞船上的太阳帆板张开时，他的双臂直直地向两侧伸出，而讲到飞行器加速，他的胳膊贴紧两肋，好像那就是收拢的翅膀。提起机器人行走，他的上身微微扭动；有时，他会用一双结实的手转动一副不存在的旋柄。　　丁希仑，中国首屈一指的空间机器人专家，身高182，形色稳重，言语朴实，但介绍他的机器人时，动作丰富，常有笑容。　　丁教授声音温和，略带口音...[详细]
加拿大“微型机器手” 可完好抓起细胞

　　据英国《新科学家》杂志今日报道，加拿大多伦多大学开发的新型微型机器手是一对微型的机器钳子，具有最灵敏的抓握，可抓起和移动一个细胞，而不破坏这个细胞。此微型机器手可用于组装细胞到人造组织结构中，或制造微米级和纳米级的装置。　　此机器钳子可施展小到20纳牛顿的力，1纳牛顿是十亿分之一牛顿。加拿大多伦多大学负责开发此项目的研究人员孙余(音译)表示，这是机器人首次能感受到它们如此轻微地抓握物体的...[详细]
推进便携式医疗设计的嵌入式处理器

　　便携式医疗设备的特殊性决定了它们应该是对用户友好的、必须工作在无菌环境下，并且空间占用小、耗能低。同时，便携式医疗设备还需要足够的计算能力以便处理医疗数据，能够连接到无线或有线接口以便记录和发送数据。从设计人员的角度考虑，上述需求需要低功耗的单片机（MCU）和数字信号控制器（Digital Signal Controller，DSC）。　　正是有了嵌入式处理器，设计人员才有可能设...[详细]
TI推出ZigBee认证Z-Stack 软件的最新版

2008 年 7 月 11 日, 德州仪器 (TI) 宣布推出业界领先的 ZigBee 认证 Z-Stack 软件的最新版（可通过 http://focus.ti.com.cn/cn/docs/toolsw/folders/print/z-stack.html 免费下载），此举进一步加强了其在 ZigBee 软硬件系列解决方案领域的领先地位。 Z-Stack...[详细]
工程师们如何设计新一代自动化测试系统

　　绪论：自动化测试系统的设计挑战　　测试管理人员和工程师们为了保证交付到客户手中的产品质量和可靠性，在各种应用领域(从设计验证，经终端产品测试，到设备维修诊断)都采用自动化测试系统。他们使用自动测试系统执行简单的“通过”或“失败”测试，或者通过它执行一整套的产品特性测试。由于设计周期后期产品瑕疵检测的成本呈上升趋势，自动化测试系统迅速地成为产品开发流程中一个重要的部分。这篇“设计下一代...[详细]
基于AD7888的度激光器监测系统的设计

　　在高稳定度激光器的研制中,实时监测激光器的工作状态是需要重点关注的问题。本系统实现了高稳定度激光器温度控制系统、激光管工作电流、工作电压、激光器光功率的实时精确监测，以及激光器工作状态数据的存储和数据串行上传的功能。其中电流设定值和实际工作电流的观测可以更好地确定激光器的工作状态。系统结构图如图1所示。　　　　　　图1 系统结构框图　　本系统的实时监测是利用AD模数转化器...[详细]
AMD、英特尔之间芯片之战未来进一步升级

　　据国外媒体报道，AMD公司正在研制一种应用于移动设备和笔记本电脑的低功率处理器，该公司于周五证实了这个消息。　　该芯片将与英特尔的原子处理器竞争，有可能取代配备于儿童的二甲酚橙笔记本电脑上的AMD低功耗单晶片Geode x86系统。基于x86的系统芯片设计于2003年曾得到美国国家半导体的嘉奖，Geode是还可应用于薄客户机和嵌入式设备。AMD公司拒绝发布芯片的推出日期。　　AMD去...[详细]
新型三维物体识别和图像处理可检测肿瘤

　　英国赫特福德大学的研究人员开发出一项新技术，该技术可以使肿瘤的检测更加准确。 Soodamani Ramalingam博士及其领导的研究小组开发了一种三维物体识别和图像处理技术，该技术可帮助医生得到更加准确的人类肿瘤图像，从而使恶性肿瘤得到更好的识别和更佳的治疗机会。该研究小组目前正在寻求合作者以及进一步的资金支持，并计划在三年内将该技术普及到英国国内医院。该研究...[详细]

器件捷径: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多