OXMPCI954,OXMPCI954 pdf中文资料,OXMPCI954引脚图,OXMPCI954电路-Datasheet-电子工程世界

Datasheet> 器件分类 > OXMPCI954

文档预览

OXMPCI954: 产品描述integrated high performance quad uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.; 文件大小758KB，共121页; 制造商Oxford; 官网地址http://www.oxsemi.com

下载文档选型对比全文预览

OXMPCI954概述

integrated high performance quad uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.

文档预览

下载PDF文档

全文
预览

OXmPCI954 DATA SHEET

EATURES

•

Integrated High Performance Quad UARTs,

8-bit Local Bus/Parallel Port.

3.3v PCI/miniPCI interface

•

Automated out-of-band flow control using CTS#/RTS#

and/or DSR#/DTR#

Arbitrary trigger levels for receiver and transmitter FIFO

interrupts and automatic in-band and out-of-band flow

control

Infra-red (IrDA) receiver and transmitter operation

9-bit data framing, as well as 5,6,7 and 8 bits

Detection of bad data in the receiver FIFO

Global Interrupt Status and readable FIFO levels to facilitate

implementation of efficient device drivers.

Local registers to provide status/control of device functions.

12 multi-purpose I/O pins, which can be configured as input

interrupt pins or ‘wake-up’.

Auto-detection of a wide range of optional Microwire

compatible EEPROMs, to re-configure device parameters.

Function access, to pre-configure each function prior to

handover to generic device drivers.

Operation via IO or memory mapping.

3.3V operation (5v tolerance on selected I/Os)

Extended Operating Temp. Range : -40C to 105C

160-pin LQFP or 176-pin VBGA package

•

Software compatible with OX16PCI954

Four 16C950 High performance UART channels

8-bit Pass-through Local Bus (PCI

Bridge)

IEEE1284 Compliant SPP/EPP/ECP parallel port

(with

external transceiver)

Efficient 32-bit, 33MHz, Multi-function target-only PCI

controller, fully compliant to PCI Local Bus specification 3.0,

and PCI Power Management Specification 1.1

PCI and miniPCI Modes

(with CLKRUN# and D3cold

support in miniPCI modes)

UARTs fully software compatible with 16C550-type devices.

UART operation up to 60 MHz via external clock source. Up

to 20MHz with the crystal oscillator.

Baud rates up to 60Mbps in external 1x clock mode and

15Mbps in asynchronous mode.

128-byte deep FIFO per transmitter and receiver

Flexible clock prescaler, from 1 to 31.875

Automated in-band flow control using programmable

Xon/Xoff in both directions

ESCRIPTION

The OXmPCI954 is a single chip solution for PCI and mini-

PCI based serial and parallel expansion add-in cards. It is

a dual function PCI device, where function 0 offers four

ultra-high performance OX16C950 UARTs, and function 1

is configurable either as an 8-bit Local Bus or a bi-

directional parallel port.

Each UART channel in the OXmPCI954 is the fastest

available PC-compatible UART, offering data rates up to

15Mbps and 128-byte deep transmitter and receiver FIFOs.

The deep FIFOs reduce CPU overhead and allow

utilisation of higher data rates. Each UART channel is

software compatible with the widely used industry-standard

16C550 devices (and compatibles), as well as the

OX16C95x family of high performance UARTs. In addition

to increased performance and FIFO size, the UARTs also

provide the full set of OX16C95x enhanced features

including automated in-band flow control, readable FIFO

levels etc.

To enhance device driver efficiency and reduce interrupt

latency, internal UARTs have multi-port features such as

shadowed FIFO fill levels, a global interrupt source register

and Good-Data Status, readable in four adjacent DWORD

registers visible to logical functions in I/O space and

memory space.

Expansion of serial cards beyond four channels is possible

using the 8-bit pass-through Local Bus function. The

addressable space can be increased up to 256 bytes, and

divided into four chip-select regions. This flexible

expansion scheme caters for cards with up to 20 serial

ports using external 16C950, 16C952, 16C954 or

compatible devices, or composite applications such as

combined serial and parallel port expansion cards. Serial

port cards with up to 20 ports (or with 4 serial ports and a

parallel port) can be designed without redefining any

device or timing parameters.

The parallel port is an IEEE 1284 compliant SPP/EPP/

ECP parallel port that fully supports the existing Centronics

interface. The parallel port can be enabled in place of the

Local Bus. An

external bus transceiver is required for 5V

parallel port operation.

For applications that do not require the local bus, or the

parallel port, card designers can assign a Subsystem

Vendor ID and a Subsystem ID directly using 32 input pins.

For full flexibility, all the default configuration register

values can be overwritten using an optional Microwire

compatible serial EEPROM. This EEPROM can also be

used to provide

function access

to pre-configure each

UART into enhanced modes or pre-configure devices on

the local bus/parallel port, prior to any PCI configuration

accesses and before control is handed to (generic) device

drivers.

Oxford Semiconductor Ltd.

External—Free Release

25 Milton Park, Abingdon, Oxon, OX14 4SH, UK

Tel: +44 (0)1235 824900

Fax: +44(0)1235 821141

Oxford Semiconductor 2005

OXmPCI954 DataSheet DS-0019 – June 2005

OXFORD SEMICONDUCTOR LTD.

OXmPCI954

ABLE OF

ONTENTS

4.1

4.2

4.3

PERFORMANCE COMPARISON.......................................................................................................... 6

OXMPCI954 DEVICE MODES............................................................................................................... 8

BLOCK DIAGRAM ................................................................................................................................ 9

PIN INFORMATION—160-PIN LQFP .................................................................................................. 10

MODES (SOFTWARE) BACKWARDS COMPATIBLE WITH THE OX16PCI954. .......................................................... 10

ENHANCED MODES OF OPERATION........................................................................................................................... 11

PIN DESCRIPTIONS......................................................................................................................................................... 12

MODES (SOFTWARE) BACKWARDS COMPATIBLE WITH THE OX16PCI954. .......................................................... 19

ENHANCED MODES OF OPERATION........................................................................................................................... 21

PIN DESCRIPTIONS......................................................................................................................................................... 23

5.1

5.2

5.3

PIN INFORMATION—176-PIN VBGA ................................................................................................. 19

7.1

7.2

7.2.1

7.3

7.3.1

7.3.2

7.3.3

7.4

7.4.1

7.4.2

7.4.3

7.4.4

7.4.5

7.4.6

7.4.7

7.4.8

7.5

7.6

7.6.1

7.6.2

7.7

7.8

7.9

7.10

CONFIGURATION & OPERATION ..................................................................................................... 30

PCI TARGET CONTROLLER.............................................................................................................. 31

OPERATION ..................................................................................................................................................................... 31

CONFIGURATION SPACE ............................................................................................................................................... 31

PCI CONFIGURATION SPACE REGISTER MAP........................................................................................................ 32

ACCESSING LOGICAL FUNCTIONS .............................................................................................................................. 35

PCI ACCESS TO INTERNAL UARTS........................................................................................................................... 35

PCI ACCESS TO 8-BIT LOCAL BUS............................................................................................................................ 36

PCI ACCESS TO PARALLEL PORT ............................................................................................................................ 37

ACCESSING LOCAL CONFIGURATION REGISTERS................................................................................................... 38

LOCAL CONFIGURATION AND CONTROL REGISTER ‘LCC’ (OFFSET 0X00) ........................................................ 38

MULTI-PURPOSE I/O CONFIGURATION REGISTER ‘MIC’ (OFFSET 0X04) ............................................................ 39

LOCAL BUS TIMING PARAMETER REGISTER 1 ‘LT1’ (OFFSET 0X08): .................................................................. 41

LOCAL BUS TIMING PARAMETER REGISTER 2 ‘LT2’ (OFFSET 0X0C): ................................................................. 42

UART RECEIVER FIFO LEVELS ‘URL’ (OFFSET 0X10)............................................................................................. 44

UART TRANSMITTER FIFO LEVELS ‘UTL’ (OFFSET 0X14)...................................................................................... 44

UART INTERRUPT SOURCE REGISTER ‘UIS’ (OFFSET 0X18)............................................................................... 44

GLOBAL INTERRUPT STATUS AND CONTROL REGISTER ‘GIS’ (OFFSET 0X1C) ................................................ 45

PCI INTERRUPTS............................................................................................................................................................. 47

POWER MANAGEMENT .................................................................................................................................................. 48

POWER MANAGEMENT OF FUNCTION 0 ................................................................................................................. 48

POWER MANAGEMENT OF FUNCTION 1 ................................................................................................................. 49

UNIQUE BAR OPTION – FOR FUNCTION 0 ................................................................................................................... 51

MINIPCI SUPPORT – ENHANCED MODES ONLY ......................................................................................................... 52

STANDALONE MODE ...................................................................................................................................................... 56

DEVICE DRIVERS ............................................................................................................................................................ 59

OPERATION – MODE SELECTION ................................................................................................................................. 60

450 MODE..................................................................................................................................................................... 60

550 MODE..................................................................................................................................................................... 60

EXTENDED 550 MODE ................................................................................................................................................ 60

750 MODE..................................................................................................................................................................... 60

650 MODE..................................................................................................................................................................... 60

950 MODE..................................................................................................................................................................... 61

REGISTER DESCRIPTION TABLES ............................................................................................................................... 62

RESET CONFIGURATION ............................................................................................................................................... 66

HARDWARE RESET .................................................................................................................................................... 66

External—Free Release

Page 3

8.1

8.1.1

8.1.2

8.1.3

8.1.4

8.1.5

8.1.6

8.2

8.3

8.3.1

INTERNAL OX16C950 UARTS ........................................................................................................... 60

DS-0019 Jun 05

OXFORD SEMICONDUCTOR LTD.

OXmPCI954

8.3.2

SOFTWARE RESET ..................................................................................................................................................... 66

8.4

TRANSMITTER & RECEIVER FIFOS .............................................................................................................................. 67

8.4.1

FIFO CONTROL REGISTER ‘FCR’ .............................................................................................................................. 67

8.5

LINE CONTROL & STATUS............................................................................................................................................. 68

8.5.1

FALSE START BIT DETECTION.................................................................................................................................. 68

8.5.2

LINE CONTROL REGISTER ‘LCR’............................................................................................................................... 68

8.5.3

LINE STATUS REGISTER ‘LSR’ .................................................................................................................................. 69

8.6

INTERRUPTS & SLEEP MODE........................................................................................................................................ 70

8.6.1

INTERRUPT ENABLE REGISTER ‘IER’....................................................................................................................... 70

8.6.2

INTERRUPT STATUS REGISTER ‘ISR’....................................................................................................................... 71

8.6.3

INTERRUPT DESCRIPTION ........................................................................................................................................ 71

8.6.4

SLEEP MODE ............................................................................................................................................................... 72

8.7

MODEM INTERFACE ....................................................................................................................................................... 72

8.7.1

MODEM CONTROL REGISTER ‘MCR’........................................................................................................................ 72

8.7.2

MODEM STATUS REGISTER ‘MSR’ ........................................................................................................................... 73

8.8

OTHER STANDARD REGISTERS ................................................................................................................................... 73

8.8.1

DIVISOR LATCH REGISTERS ‘DLL & DLM’................................................................................................................ 73

8.8.2

SCRATCH PAD REGISTER ‘SPR’ ............................................................................................................................... 73

8.9

AUTOMATIC FLOW CONTROL....................................................................................................................................... 74

8.9.1

ENHANCED FEATURES REGISTER ‘EFR’................................................................................................................. 74

8.9.2

SPECIAL CHARACTER DETECTION .......................................................................................................................... 75

8.9.3

AUTOMATIC IN-BAND FLOW CONTROL ................................................................................................................... 75

8.9.4

AUTOMATIC OUT-OF-BAND FLOW CONTROL ......................................................................................................... 75

8.10 BAUD RATE GENERATION............................................................................................................................................. 76

8.10.1

GENERAL OPERATION ............................................................................................................................................... 76

8.10.2

CLOCK PRESCALER REGISTER ‘CPR’...................................................................................................................... 76

8.10.3

TIMES CLOCK REGISTER ‘TCR’................................................................................................................................. 76

8.10.4

EXTERNAL 1X CLOCK MODE..................................................................................................................................... 78

8.10.5

CRYSTAL OSCILLATOR CIRCUIT .............................................................................................................................. 78

8.11 ADDITIONAL FEATURES ................................................................................................................................................ 78

8.11.1

ADDITIONAL STATUS REGISTER ‘ASR’ .................................................................................................................... 78

8.11.2

FIFO FILL LEVELS ‘TFL & RFL’ ................................................................................................................................... 79

8.11.3

ADDITIONAL CONTROL REGISTER ‘ACR’................................................................................................................. 79

8.11.4

TRANSMITTER TRIGGER LEVEL ‘TTL’ ...................................................................................................................... 80

8.11.5

RECEIVER INTERRUPT. TRIGGER LEVEL ‘RTL’ ...................................................................................................... 80

8.11.6

FLOW CONTROL LEVELS ‘FCL’ & ‘FCH’ .................................................................................................................... 80

8.11.7

DEVICE IDENTIFICATION REGISTERS...................................................................................................................... 80

8.11.8

CLOCK SELECT REGISTER ‘CKS’.............................................................................................................................. 81

8.11.9

NINE-BIT MODE REGISTER ‘NMR’ ............................................................................................................................. 81

8.11.10 MODEM DISABLE MASK ‘MDM’ .................................................................................................................................. 82

8.11.11 READABLE FCR ‘RFC’................................................................................................................................................. 82

8.11.12 GOOD-DATA STATUS REGISTER ‘GDS’.................................................................................................................... 82

8.11.13 PORT INDEX REGISTER ‘PIX’..................................................................................................................................... 82

8.11.14 CLOCK ALTERATION REGISTER ‘CKA’ ..................................................................................................................... 83

9.1

9.2

9.3

LOCAL BUS ........................................................................................................................................ 84

OVERVIEW ....................................................................................................................................................................... 84

OPERATION ..................................................................................................................................................................... 84

CONFIGURATION & PROGRAMMING............................................................................................................................ 85

10.1 OPERATION AND MODE SELECTION ........................................................................................................................... 86

10.1.1

SPP MODE ................................................................................................................................................................... 86

10.1.2

PS2 MODE.................................................................................................................................................................... 86

10.1.3

EPP MODE ................................................................................................................................................................... 86

10.1.4

ECP MODE ................................................................................................................................................................... 86

10.2 PARALLEL PORT INTERRUPT ....................................................................................................................................... 87

DS-0019 Jun 05

External—Free Release

Page 4

BIDIRECTIONAL PARALLEL PORT............................................................................................... 86

OXFORD SEMICONDUCTOR LTD.

OXmPCI954

10.3 REGISTER DESCRIPTION............................................................................................................................................... 88

10.3.1

PARALLEL PORT DATA REGISTER ‘PDR’ ................................................................................................................. 88

10.3.2

ECP FIFO ADDRESS / RLE ......................................................................................................................................... 88

10.3.3

DEVICE STATUS REGISTER ‘DSR’ ............................................................................................................................ 88

10.3.4

DEVICE CONTROL REGISTER ‘DCR’......................................................................................................................... 89

10.3.5

EPP ADDRESS REGISTER ‘EPPA’ ............................................................................................................................. 89

10.3.6

EPP DATA REGISTERS ‘EPPD1-4’ ............................................................................................................................. 89

10.3.7

ECP DATA FIFO ........................................................................................................................................................... 89

10.3.8

TEST FIFO .................................................................................................................................................................... 89

10.3.9

CONFIGURATION A REGISTER ................................................................................................................................. 89

10.3.10 CONFIGURATION B REGISTER ................................................................................................................................. 89

10.3.11 EXTENDED CONTROL REGISTER ‘ECR’................................................................................................................... 90

11.1 SPECIFICATION ............................................................................................................................................................... 91

11.1.1

ZONE 0: HEADER ........................................................................................................................................................ 92

11.1.2

ZONE 1: LOCAL CONFIGURATION REGISTERS....................................................................................................... 93

11.1.3

ZONE 2: IDENTIFICATION REGISTERS ..................................................................................................................... 94

11.1.4

ZONE 3: PCI CONFIGURATION REGISTERS ............................................................................................................ 94

11.1.5

ZONE 4 : POWER MANAGEMENT DATA

(AND DATA_SCALE ZONE) ............................................................. 95

11.1.6

ZONE 5 : FUNCTION ACCESS .................................................................................................................................... 95

SERIAL EEPROM ............................................................................................................................ 91

12.1

OPERATING CONDITIONS ............................................................................................................. 97

DC ELECTRICAL CHARACTERISTICS .......................................................................................................................... 97

13.1

13.2

13.3

AC ELECTRICAL CHARACTERISTICS.......................................................................................... 99

PCI BUS ............................................................................................................................................................................ 99

LOCAL BUS...................................................................................................................................................................... 99

SERIAL PORTS .............................................................................................................................................................. 101

15.1

15.2

TIMING WAVEFORMS................................................................................................................... 102

PACKAGE INFORMATION............................................................................................................ 117

160-PIN LQFP................................................................................................................................................................. 117

176-PIN VBGA ................................................................................................................................................................ 118

ORDERING INFORMATION .......................................................................................................... 119

DS-0019 Jun 05

External—Free Release

Page 5

OXMPCI954相似产品对比

	OXMPCI954	OXMPCI954-LQAG	OXMPCI954-LQ-A
描述	integrated high performance quad uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.	integrated high performance quad uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.	integrated high performance quad uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.

OXMPCI954

OXMPCI954概述

文档预览

OXMPCI954相似产品对比

推荐资源