EE PLD, 20ns, CMOS, CDIP24, 0.250 X 1.250 INCH, SKINNY, CERAMIC, DIP-24
| 参数名称 | 属性值 |
| 零件包装代码 | DIP |
| 包装说明 | DIP, |
| 针数 | 24 |
| Reach Compliance Code | unknown |
| ECCN代码 | 3A001.A.2.C |
| 其他特性 | PROGRAMMABLE OUTPUT POLARITY; 8 MACROCELLS; REGISTER PRELOAD; POWER-UP RESET |
| 最大时钟频率 | 33.3 MHz |
| JESD-30 代码 | R-GDIP-T24 |
| JESD-609代码 | e0 |
| 长度 | 31.9405 mm |
| 专用输入次数 | 12 |
| I/O 线路数量 | 8 |
| 端子数量 | 24 |
| 最高工作温度 | 125 °C |
| 最低工作温度 | -55 °C |
| 组织 | 12 DEDICATED INPUTS, 8 I/O |
| 输出函数 | MACROCELL |
| 封装主体材料 | CERAMIC, GLASS-SEALED |
| 封装代码 | DIP |
| 封装形状 | RECTANGULAR |
| 封装形式 | IN-LINE |
| 可编程逻辑类型 | EE PLD |
| 传播延迟 | 20 ns |
| 认证状态 | Not Qualified |
| 座面最大高度 | 5.08 mm |
| 最大供电电压 | 5.5 V |
| 最小供电电压 | 4.5 V |
| 标称供电电压 | 5 V |
| 表面贴装 | NO |
| 技术 | CMOS |
| 温度等级 | MILITARY |
| 端子面层 | TIN LEAD |
| 端子形式 | THROUGH-HOLE |
| 端子节距 | 2.54 mm |
| 端子位置 | DUAL |
| 宽度 | 7.62 mm |
| Base Number Matches | 1 |
| 5962-8984002LA | 5962-8984003LA | 5962-89840033A | 5962-89840023A | 5962-89840013A | 5962-8984001LA | |
|---|---|---|---|---|---|---|
| 描述 | EE PLD, 20ns, CMOS, CDIP24, 0.250 X 1.250 INCH, SKINNY, CERAMIC, DIP-24 | EE PLD, 15ns, CMOS, CDIP24, 0.250 X 1.250 INCH, SKINNY, CERAMIC, DIP-24 | EE PLD, 15ns, CMOS, CQCC28, 0.450 X 0.450 INCH, CERAMIC, LCC-28 | EE PLD, 20ns, CMOS, CQCC28, 0.450 X 0.450 INCH, CERAMIC, LCC-28 | EE PLD, 25ns, CMOS, CQCC28, 0.450 X 0.450 INCH, CERAMIC, LCC-28 | EE PLD, 25ns, CMOS, CDIP24, 0.250 X 1.250 INCH, SKINNY, CERAMIC, DIP-24 |
| 零件包装代码 | DIP | DIP | QLCC | QLCC | QLCC | DIP |
| 包装说明 | DIP, | DIP, | QCCN, | QCCN, | QCCN, | DIP, |
| 针数 | 24 | 24 | 28 | 28 | 28 | 24 |
| Reach Compliance Code | unknown | unknown | unknown | unknown | unknown | unknown |
| ECCN代码 | 3A001.A.2.C | 3A001.A.2.C | 3A001.A.2.C | 3A001.A.2.C | 3A001.A.2.C | 3A001.A.2.C |
| 其他特性 | PROGRAMMABLE OUTPUT POLARITY; 8 MACROCELLS; REGISTER PRELOAD; POWER-UP RESET | PROGRAMMABLE OUTPUT POLARITY; 8 MACROCELLS; REGISTER PRELOAD; POWER-UP RESET | PROGRAMMABLE OUTPUT POLARITY; 8 MACROCELLS; REGISTER PRELOAD; POWER-UP RESET | PROGRAMMABLE OUTPUT POLARITY; 8 MACROCELLS; REGISTER PRELOAD; POWER-UP RESET | PROGRAMMABLE OUTPUT POLARITY; 8 MACROCELLS; REGISTER PRELOAD; POWER-UP RESET | PROGRAMMABLE OUTPUT POLARITY; 8 MACROCELLS; REGISTER PRELOAD; POWER-UP RESET |
| 最大时钟频率 | 33.3 MHz | 41.6 MHz | 41.6 MHz | 33.3 MHz | 25 MHz | 25 MHz |
| JESD-30 代码 | R-GDIP-T24 | R-GDIP-T24 | S-CQCC-N28 | S-CQCC-N28 | S-CQCC-N28 | R-GDIP-T24 |
| JESD-609代码 | e0 | e0 | e0 | e0 | e0 | e0 |
| 长度 | 31.9405 mm | 31.9405 mm | 11.43 mm | 11.43 mm | 11.43 mm | 31.9405 mm |
| 专用输入次数 | 12 | 12 | 12 | 12 | 12 | 12 |
| I/O 线路数量 | 8 | 8 | 8 | 8 | 8 | 8 |
| 端子数量 | 24 | 24 | 28 | 28 | 28 | 24 |
| 最高工作温度 | 125 °C | 125 °C | 125 °C | 125 °C | 125 °C | 125 °C |
| 最低工作温度 | -55 °C | -55 °C | -55 °C | -55 °C | -55 °C | -55 °C |
| 组织 | 12 DEDICATED INPUTS, 8 I/O | 12 DEDICATED INPUTS, 8 I/O | 12 DEDICATED INPUTS, 8 I/O | 12 DEDICATED INPUTS, 8 I/O | 12 DEDICATED INPUTS, 8 I/O | 12 DEDICATED INPUTS, 8 I/O |
| 输出函数 | MACROCELL | MACROCELL | MACROCELL | MACROCELL | MACROCELL | MACROCELL |
| 封装主体材料 | CERAMIC, GLASS-SEALED | CERAMIC, GLASS-SEALED | CERAMIC, METAL-SEALED COFIRED | CERAMIC, METAL-SEALED COFIRED | CERAMIC, METAL-SEALED COFIRED | CERAMIC, GLASS-SEALED |
| 封装代码 | DIP | DIP | QCCN | QCCN | QCCN | DIP |
| 封装形状 | RECTANGULAR | RECTANGULAR | SQUARE | SQUARE | SQUARE | RECTANGULAR |
| 封装形式 | IN-LINE | IN-LINE | CHIP CARRIER | CHIP CARRIER | CHIP CARRIER | IN-LINE |
| 可编程逻辑类型 | EE PLD | EE PLD | EE PLD | EE PLD | EE PLD | EE PLD |
| 传播延迟 | 20 ns | 15 ns | 15 ns | 20 ns | 25 ns | 25 ns |
| 认证状态 | Not Qualified | Not Qualified | Not Qualified | Not Qualified | Not Qualified | Not Qualified |
| 座面最大高度 | 5.08 mm | 5.08 mm | 2.54 mm | 2.54 mm | 2.54 mm | 5.08 mm |
| 最大供电电压 | 5.5 V | 5.5 V | 5.5 V | 5.5 V | 5.5 V | 5.5 V |
| 最小供电电压 | 4.5 V | 4.5 V | 4.5 V | 4.5 V | 4.5 V | 4.5 V |
| 标称供电电压 | 5 V | 5 V | 5 V | 5 V | 5 V | 5 V |
| 表面贴装 | NO | NO | YES | YES | YES | NO |
| 技术 | CMOS | CMOS | CMOS | CMOS | CMOS | CMOS |
| 温度等级 | MILITARY | MILITARY | MILITARY | MILITARY | MILITARY | MILITARY |
| 端子面层 | TIN LEAD | TIN LEAD | TIN LEAD | TIN LEAD | TIN LEAD | TIN LEAD |
| 端子形式 | THROUGH-HOLE | THROUGH-HOLE | NO LEAD | NO LEAD | NO LEAD | THROUGH-HOLE |
| 端子节距 | 2.54 mm | 2.54 mm | 1.27 mm | 1.27 mm | 1.27 mm | 2.54 mm |
| 端子位置 | DUAL | DUAL | QUAD | QUAD | QUAD | DUAL |
| 宽度 | 7.62 mm | 7.62 mm | 11.43 mm | 11.43 mm | 11.43 mm | 7.62 mm |
| Base Number Matches | 1 | 1 | 1 | 1 | 1 | 1 |
电子工程世界版权所有
京B2-20211791
京ICP备10001474号-1
电信业务审批[2006]字第258号函
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved