电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

VJ1812Y684JFAT3E

产品描述CAPACITOR, CERAMIC, MULTILAYER, 50V, X7R, 0.68uF, SURFACE MOUNT, 1812, CHIP, ROHS COMPLIANT
产品类别无源元件    电容器   
文件大小79KB,共4页
制造商Vishay(威世)
官网地址http://www.vishay.com
标准
下载文档 详细参数 全文预览

VJ1812Y684JFAT3E概述

CAPACITOR, CERAMIC, MULTILAYER, 50V, X7R, 0.68uF, SURFACE MOUNT, 1812, CHIP, ROHS COMPLIANT

VJ1812Y684JFAT3E规格参数

参数名称属性值
是否Rohs认证符合
Objectid1733317810
包装说明, 1812
Reach Compliance Codeunknown
ECCN代码EAR99
电容0.68 µF
电容器类型CERAMIC CAPACITOR
介电材料CERAMIC
JESD-609代码e4
制造商序列号VJ
安装特点SURFACE MOUNT
多层Yes
负容差5%
端子数量2
最高工作温度125 °C
最低工作温度-55 °C
封装形状RECTANGULAR PACKAGE
包装方法TR, PLASTIC, 7 INCH
正容差5%
额定(直流)电压(URdc)50 V
尺寸代码1812
表面贴装YES
温度特性代码X7R
温度系数15% ppm/°C
端子面层Silver/Palladium (Ag/Pd)
端子形状WRAPAROUND

文档预览

下载PDF文档
Not for New Designs
Product Discontinuation
VJ RuGGed Chip
Vishay Vitramon
Surface Mount Multilayer Ceramic Chip Capacitors
for Power Supply Applications
FEATURES
Rugged, surface-mountable, multilayer ceramic
capacitors, made with Advanced X7R dielectric
Efficient low-power consumption, ripple current
RoHS
COMPLIANT
capable to 1.2 A
rms
at 100 kHz
High voltage breakdown compared to standard design
Excellent reliability and thermal shock performance
Surface
mount,
precious
metal
technology,
wet build process
APPLICATIONS
Ideal for power supplies
For input/output filters
ELECTRICAL SPECIFICATIONS
Note:
Electrical characteristics at + 25 °C unless otherwise specified
Insulation Resistance (IR):
At + 25 °C and rated voltage 100 000 MΩ minimum or
1000
ΩF,
whichever is less
Dielectric Withstanding Voltage (DWV):
This is the maximum voltage the capacitors are tested for a
1 to 5 second period and the charge/discharge current does
not exceed 50 mA
250 Vdc: DWV at 250 % of rated voltage
500 Vdc: DWV at 200 % of rated voltage
630 Vdc: DWV at 150 % of rated voltage
Operating Temperature:
- 55 °C to + 125 °C
Capacitance Range:
1000 pF to 1.8 µF
Voltage Rating:
50 Vdc to 630 Vdc
Temperature Coefficient of Capacitance (TCC):
X7R: ± 15 % from - 55 °C to + 125 °C, with 0 Vdc applied
Aging Rate:
1 % maximum per decade
DIMENSIONS
in inches [millimeters]
L
W
T
(MAX.)
P
PART
ORDERING
NUMBER
VJ1206
VJ1210
VJ1812
VJ1825
VJ2220
VJ2225
LENGTH (L)
0.126 ± 0.008 [3.20 ± 0.20]
0.126 ± 0.008 [3.20 ± 0.20]
0.177 ± 0.010 [4.50 ± 0.25]
0.177 ± 0.010 [4.50 ± 0.25]
0.228 ± 0.008 [5.79 ± 0.20]
0.220 ± 0.010 [5.59 ± 0.25]
WIDTH (W)
0.063 ± 0.008 [1.60 ± 0.20]
0.098 ± 0.008 [2.50 ± 0.20]
0.126 ± 0.008 [3.20 ± 0.20]
0.252 ± 0.010 [6.40 ± 0.25]
0.197 ± 0.008 [5.00 ± 0.20]
0.262 ± 0.010 [6.65 ± 0.25]
MAXIMUM
THICKNESS (T)
0.067 [1.70]
0.067 [1.70]
0.086 [2.18]
0.086 [2.18]
0.086 [2.18]
0.086 [2.18]
TERMINATION PAD (P)
MINIMUM
0.010 [0.25]
0.010 [0.25]
0.010 [0.25]
0.010 [0.25]
0.010 [0.25]
0.010 [0.25]
MAXIMUM
0.030 [0.76]
0.030 [0.76]
0.030 [0.76]
0.030 [0.76]
0.030 [0.76]
0.030 [0.76]
ORDERING INFORMATION
VJ1812
Y
CASE DIELECTRIC
CODE
1206
1210
1812
1825
2220
2225
Y = X7R
824
CAPACITANCE
NOMINAL CODE
Expressed in
picofarads (pF).
The first two digits
are significant, the
third is a multiplier.
Examples:
824 = 820 000 pF
K
X
B
CAPACITANCE TERMINATION DC VOLTAGE
TOLERANCE
RATING
(1)
J=±5%
K = ± 10 %
M = ± 20 %
X = Ni barrier
100 % tin
plated
F = AgPd
A = 50 V
B = 100 V
C = 200 V
P = 250 V
E = 500 V
L = 630 V
A
MARKING
A = Unmarked
T
PACKAGING
T = 7" reel/
plastic tape
3E
PROCESS
CODE
3E = RuGGed
Note:
(1)
DC voltage rating should not be exceeded in application
Document Number: 45032
Revision: 29-Sep-08
For technical questions contact mlcc.specials@vishay.com
www.vishay.com
71

推荐资源

清除中断标志的问题
我用VALUE LINE开发板调试程序,程序如下: #include void main(void) { WDTCTL = WDTPW+WDTHOLD; //设置密码位,禁止看门狗 P1DIR=0X41; //P1.6输出 P1OU ......
chen3bing 微控制器 MCU
关于S3C44B0X数据端口的使用问题
#define TP_DCLK(a) outw((inw(S3C44B0X_PDATF) &(~(1...
rushi1980 嵌入式系统
招驱动开发方面的兼职人员
本公司现在招驱动开发方面书籍的作者 待遇丰厚 有兴趣的可以和我联系 进行详谈 QQ878298915 请注明 驱动 Email pyq_1985@163.com...
chang0044 嵌入式系统
EE你又进步啦
EE你又进步啦,一段时间不见,手机版的论坛,功能越来越强,使用也很方便,加油,你的前进,我们都看的到。:victory:...
Sur 聊聊、笑笑、闹闹
modelsim6.2 波形
我用的Modelsim se plus 6.2b仿真verilog程序,编译什么的都很正常,但就是每次到显示波形时,很奇怪,有波形出来,但个个信号始终只有一种状态,波形图成直线。我确定程序是没有问题的,换过好 ......
sxtz531 FPGA/CPLD
初学platformbuilder,配置后 builder 错误 ,希望高手指点,谢谢
--------------------Configuration: WINDOWSCE - EMULATOR: X86 Win32 (WCE emulator) Release-------------------- Generating platform header files... CEBUILD: Deleting old build logs ......
feitian9215 嵌入式系统

热门文章更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1254  1209  561  2012  1375  26  25  12  41  28 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved