Datasheet> 器件分类 > 存储> 存储> MMCP-672061HV-15

文档预览

MMCP-672061HV-15: 产品描述FIFO, 16KX9, 15ns, Asynchronous, CMOS, CDIP28, 0.300 INCH, SIDE BRAZED, CERAMIC, DIP-28; 产品类别存储存储; 文件大小607KB，共20页; 制造商Atmel (Microchip)

下载文档详细参数选型对比全文预览

MMCP-672061HV-15概述

FIFO, 16KX9, 15ns, Asynchronous, CMOS, CDIP28, 0.300 INCH, SIDE BRAZED, CERAMIC, DIP-28

MMCP-672061HV-15规格参数

参数名称	属性值
是否无铅	含铅
是否Rohs认证	不符合
厂商名称	Atmel (Microchip)
零件包装代码	DIP
包装说明	DIP, DIP28,.3
针数	28
Reach Compliance Code	compli
ECCN代码	EAR99
最长访问时间	15 ns
周期时间	25 ns
JESD-30 代码	R-CDIP-T28
JESD-609代码	e0
长度	27.94 mm
内存密度	147456 bi
内存集成电路类型	OTHER FIFO
内存宽度	9
功能数量	1
端子数量	28
字数	16384 words
字数代码	16000
工作模式	ASYNCHRONOUS
最高工作温度	125 °C
最低工作温度	-55 °C
组织	16KX9
可输出	NO
封装主体材料	CERAMIC, METAL-SEALED COFIRED
封装代码	DIP
封装等效代码	DIP28,.3
封装形状	RECTANGULAR
封装形式	IN-LINE
并行/串行	PARALLEL
峰值回流温度（摄氏度）	NOT SPECIFIED
电源	5 V
认证状态	Not Qualified
座面最大高度	3.94 mm
最大待机电流	0.005 A
最大压摆率	0.12 mA
最大供电电压 (Vsup)	5.5 V
最小供电电压 (Vsup)	4.5 V
标称供电电压 (Vsup)	5 V
表面贴装	NO
技术	CMOS
温度等级	MILITARY
端子面层	Tin/Lead (Sn/Pb)
端子形式	THROUGH-HOLE
端子节距	2.54 mm
端子位置	DUAL
处于峰值回流温度下的最长时间	NOT SPECIFIED
宽度	7.62 mm

文档预览

下载PDF文档

全文
预览

Features

•

First-in First-out Dual Port Memory

16384 bits x 9 Organization

Fast Flag and Access Times: 15, 30 ns

Wide Temperature Range: -55°C to +125°C

Programmable Half Full Flag

Fully Expandable by Word Width or Depth

Asynchronous Read/Write Operations

Empty, Full and Half Flags in Single Device Mode

Retransmit Capability

Bi-directional Applications

Battery Back-up Operation: 2V Data Retention

TTL Compatible

Single 5V + 10% Power Supply

No Single Event Latch Up Below an LET threshold of 80 MeV/mg/cm

Tested up to a Total Dose of 30 Krads (accorcing to MIL-STD-883 TM1019)

QML Q and V with SMD 5962-93177

ESSC B with Specification 9301/48

Description

The M672061H implements a first-in first-out algorithm, featuring asynchronous

read/write operations. The FULL and EMPTY flags prevent data overflow and under-

flow. The Expansion logic allows unlimited expansion in word size and depth with no

timing penalties. Twin address pointers automatically generate internal read and write

addresses, and no external address information are required for the Atmel FIFOs.

Address pointers are automatically incremented with the write pin and read pin. The 9

bits wide data are used in data communications applications where a parity bit for

error checking is necessary. The Retransmit pin resets the Read pointer to zero with-

out affecting the write pointer. This is very useful for retransmitting data when an error

is detected in the system.

Using an array of eight transistors (8T) memory cell, the M672061H combines an

extremely low standby supply current (typ = 0.1 µA) with a fast access time at 15 ns

over the full temperature range. All versions offer battery backup data retention capa-

bility with a typical power consumption at less than 2 µW.

For military/space applications that demand superior levels of performance and reli-

ability the M672061H is processed according to the methods of the latest revision of

the MIL PRF 38535 (Q and V) or ESA SCC 9000.

Rad. Tolerant

High Speed

16 Kb x 9

Parallel FIFO with

Programmable

Flag

M672061H

4144I–AERO–05/04

Figure 2.

Reset (write (read) to Programmable Half Full Flag register)

Write Enable (W)

A write cycle is initiated on the falling edge of this input if the Full Flag (FF) is not set.

Data set-up and hold times must be maintained in the rise time of the leading edge of

the Write Enable (W). Data is stored sequentially in the Ram array, regardless of any

current read operation.

Once half the memory is filled, and during the falling edge of the next write operation,

the Half-Full Flag (HF) will be set to low and remain in this state until the difference

between the write and read pointers is less than or equal to half of the total available

memory in the device. The Half-Full Flag (HF) is then reset by the rising edge of the

read operation.

To prevent data overflow, the Full Flag (FF) will go low, inhibiting further write opera-

tions. On completion of a valid read operation, the Full Flag (FF) will go high after TRFF,

allowing a valid write to begin. When the FIFO stack is full, the internal write pointer is

blocked from W, so that external changes to W will have no effect on the full FIFO stack.

Read Enable (R)

A read cycle is initiated on the falling edge of the Read Enable (R) provided that the

Empty Flag (EF) is not set. The data is accessed on a first in/first out basis, not including

any current write operations. After Read Enable (R) goes high, the Data Outputs

(Q0 - Q8) will return to a high impedance state until the next Read operation. When all

the data in the FIFO stack has been read, the Empty Flag (EF) will go low, allowing the

“final” read cycle, but inhibiting further read operations while the data outputs remain in

a high impedance state. Once a valid write operation has been completed, the Empty

Flag (EF) will go high after tWEF and a valid read may then be initiated. When the FIFO

stack is empty, the internal read pointer is blocked from R, so that external changes to R

will have no effect on the empty FIFO stack.

This is a dual-purpose input. In the Depth Expansion Mode, this pin is connected to

ground to indicate that it is the first loaded (see Operating Modes). In the Single Device

Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by con-

necting the Expansion In (XI) to ground.

The M672061H can be set to retransmit data when the Retransmit Enable Control (RT)

input is pulsed low. A retransmit operation will set the internal read point to the first loca-

tion and will not affect the write pointer. Read Enable (R) and Write Enable (W) must be

in the high state during retransmit. The retransmit feature is intended for use when a

number of writes are equal to or less than the depth of the FIFO has occured since the

last RS cycle. The retransmit feature is not compatible with the Depth Expansion Mode

and will affect the Half-Full Flag (HF), in accordance with the relative locations of the

read and write pointers.

First Load/Retransmit

(FL/RT)

M672061H

4144I–AERO–05/04

M672061H

Expansion In (XI)

This input is a dual-purpose pin. Expansion In (XI) is connected to GND to indicate an

operation in the single device mode. Expansion In (XI) is connected to Expansion Out

(XO) of the previous device in the Depth Expansion or Daisy Chain modes.

The Full Flag (FF) will go low, inhibiting further write operations when the write pointer is

one location less than the read pointer, indicating that the device is full. If the read

pointer is not moved after Reset (RS), the Full Flag (FF) will go low after 16384 writes.

The Empty Flag (EF) will go low, inhibiting further read operations when the read pointer

is equal to the write pointer, indicating that the device is empty.

This is a dual-purpose output. In the single device mode, when Expansion In (XI) is con-

nected to ground, this output acts as an indication of a half-full memory.

The M672061H offers a variable offset for the Half Full condition. The offset is loaded

into a register during a reset cycle. When RS is low, the Programmable Half Full Flag

(PHF) can be loaded from the DATA inputs I

- I

by pulsing W low or from the DATA

outputs Q

- Q

by pulsing R low. The offset options are listed in table 1. If PHF is not

loaded during the reset cycle, the default offset will be the half of the total memory of the

device.

The Programmable Half-Full Flag (PHF) will be set to low and will remain set until the

difference between the write and read pointers is less than or equal to the Programma-

ble offset (if the Half Full Flag register has been loaded during the reset cycle) or the half

of the total memory (if the Half Full register has not been loaded during the reset cycle).

After half the memory is filled and on the falling edge of the next write operation, the

Half-Full Flag (HF) will be set to low and will remain set until the difference between the

write and read pointers is less than or equal to half of the total memory of the device.

The Half-Full Flag (HF) is then reset by the rising edge of the read operation.

In the Depth Expansion Mode, Expansion In (XI) is connected to Expansion Out (XO) of

the previous device. This output acts as a signal to the next device in the Daisy Chain by

providing a pulse to the next device when the previous device reaches the last memory

location.

Full Flag (FF)

Empty Flag (EF)

Expansion Out/Half-full

Flag (XO/HF)

Data Output (Q

- Q

)

DATA output for 9-bit wide data. This data is in a high impedance condition whenever

Read (R) is in a high state.

4144I–AERO–05/04

MMCP-672061HV-15相似产品对比

	MMCP-672061HV-15	SMCP-672061HV-15SB	SMDP-672061HV-15SB	MMDP-672061HV-15	SMCP-672061HV-30SB	MMDP-672061HV-30	SMDP-672061HV-30SB	MMCP-672061HV-30
描述	FIFO, 16KX9, 15ns, Asynchronous, CMOS, CDIP28, 0.300 INCH, SIDE BRAZED, CERAMIC, DIP-28	FIFO, 16KX9, 15ns, Asynchronous, CMOS, CDIP28, 0.300 INCH, SIDE BRAZED, CERAMIC, DIP-28	FIFO, 16KX9, 15ns, Asynchronous, CMOS, 0.400 INCH, DFP-28	FIFO, 16KX9, 15ns, Asynchronous, CMOS, 0.400 INCH, DFP-28	FIFO, 16KX9, 30ns, Asynchronous, CMOS, CDIP28, 0.300 INCH, SIDE BRAZED, CERAMIC, DIP-28	FIFO, 16KX9, 30ns, Asynchronous, CMOS, 0.400 INCH, DFP-28	FIFO, 16KX9, 30ns, Asynchronous, CMOS, 0.400 INCH, DFP-28	FIFO, 16KX9, 30ns, Asynchronous, CMOS, CDIP28, 0.300 INCH, SIDE BRAZED, CERAMIC, DIP-28
是否无铅	含铅	含铅	含铅	含铅	含铅	含铅	含铅	含铅
是否Rohs认证	不符合	不符合	不符合	不符合	不符合	不符合	不符合	不符合
零件包装代码	DIP	DIP	DFP	DFP	DIP	DFP	DFP	DIP
包装说明	DIP, DIP28,.3	DIP, DIP28,.3	DFP, FL28,.4	DFP, FL28,.4	DIP, DIP28,.3	DFP, FL28,.4	DFP, FL28,.4	DIP, DIP28,.3
针数	28	28	28	28	28	28	28	28
Reach Compliance Code	compli	compliant	compliant	compliant	compliant	compli	compli	compli
ECCN代码	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
最长访问时间	15 ns	15 ns	15 ns	15 ns	30 ns	30 ns	30 ns	30 ns
周期时间	25 ns	25 ns	25 ns	25 ns	40 ns	40 ns	40 ns	40 ns
JESD-30 代码	R-CDIP-T28	R-CDIP-T28	R-XDFP-F28	R-XDFP-F28	R-CDIP-T28	R-XDFP-F28	R-XDFP-F28	R-CDIP-T28
JESD-609代码	e0	e0	e0	e0	e0	e0	e0	e0
内存密度	147456 bi	147456 bit	147456 bit	147456 bit	147456 bit	147456 bi	147456 bi	147456 bi
内存集成电路类型	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO
内存宽度	9	9	9	9	9	9	9	9
功能数量	1	1	1	1	1	1	1	1
端子数量	28	28	28	28	28	28	28	28
字数	16384 words	16384 words	16384 words	16384 words	16384 words	16384 words	16384 words	16384 words
字数代码	16000	16000	16000	16000	16000	16000	16000	16000
工作模式	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS
最高工作温度	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
最低工作温度	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
组织	16KX9	16KX9	16KX9	16KX9	16KX9	16KX9	16KX9	16KX9
可输出	NO	NO	NO	NO	NO	NO	NO	NO
封装主体材料	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	UNSPECIFIED	UNSPECIFIED	CERAMIC, METAL-SEALED COFIRED	UNSPECIFIED	UNSPECIFIED	CERAMIC, METAL-SEALED COFIRED
封装代码	DIP	DIP	DFP	DFP	DIP	DFP	DFP	DIP
封装等效代码	DIP28,.3	DIP28,.3	FL28,.4	FL28,.4	DIP28,.3	FL28,.4	FL28,.4	DIP28,.3
封装形状	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
封装形式	IN-LINE	IN-LINE	FLATPACK	FLATPACK	IN-LINE	FLATPACK	FLATPACK	IN-LINE
并行/串行	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL
峰值回流温度（摄氏度）	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
电源	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
认证状态	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
座面最大高度	3.94 mm	3.94 mm	3.3 mm	3.3 mm	3.94 mm	3.3 mm	3.3 mm	3.94 mm
最大待机电流	0.005 A	0.005 A	0.005 A	0.005 A	0.005 A	0.005 A	0.005 A	0.005 A
最大压摆率	0.12 mA	0.12 mA	0.12 mA	0.12 mA	0.11 mA	0.11 mA	0.11 mA	0.11 mA
最大供电电压 (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
最小供电电压 (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
标称供电电压 (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
表面贴装	NO	NO	YES	YES	NO	YES	YES	NO
技术	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
温度等级	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
端子面层	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
端子形式	THROUGH-HOLE	THROUGH-HOLE	FLAT	FLAT	THROUGH-HOLE	FLAT	FLAT	THROUGH-HOLE
端子节距	2.54 mm	2.54 mm	1.27 mm	1.27 mm	2.54 mm	1.27 mm	1.27 mm	2.54 mm
端子位置	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
处于峰值回流温度下的最长时间	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
宽度	7.62 mm	7.62 mm	10.16 mm	10.16 mm	7.62 mm	10.16 mm	10.16 mm	7.62 mm
厂商名称	Atmel (Microchip)	-	Atmel (Microchip)	Atmel (Microchip)	Atmel (Microchip)	Atmel (Microchip)	Atmel (Microchip)	Atmel (Microchip)

推荐资源

寻找可以交替发送指令且支持2400波特率的串口助手: 如题，寻求帮助，需要找一个可以交替发送指令且支持2400波特率的串口助手我手上有个可以交替发送指令的，但是偏偏不支持2400波特率，有需要的我可以上传上来 61146161146161146161146161 ......; sint27 单片机

saber逆变仿真: 266576266577 说出现问题的在下图中用红色圈标出来的地方，怎么修改啊，我初学实在弄不出来，求大神指教 266578 ...; 梧桐木心 LED专区

问点婆婆妈妈的事：关于微波炉及器皿: 首先还是问问：微波炉加热食物到底有没有害？没办法呀，一个人，又懒，不用不行呀昨天到县城超市买了两个便宜的玻璃碗（有盖子的保鲜碗），一个才10元，这么便宜！我一下买了两个。为 ......; wangfuchong 聊聊、笑笑、闹闹

2019年上半年软考可以报名了: 本帖最后由 yilonglucky 于 2019-3-12 11:11 编辑全国计算机技术与软件专业技术资格（水平）考试现在开始网上报名了全国计算机技术与软件专业技术资格（水平）考试网上报名平台 http:/ ......; yilonglucky 工作这点儿事

MSP430 G2553 低功耗模式LPMx: MSP430除了正常运行时的active模式外，还支持五种低功耗模式（Low-power mode），分别为LPM0、LPM1、LPM2、LPM3、LPM4，由状态寄存器中的CPUOFF、OSCOFF、SCG0、SCG1比特位设置。六种模式对 ......; 灞波儿奔微控制器 MCU

为什么我的DE1 SOC 和PC机PING接不了？？: 把LINUX挂载到了SD卡。板子也正常运行了linux但是为什么板子和pc机就是ping接不成功呢。。。求大家解答我这个新手...; LIXIAO734752357 FPGA/CPLD

基于LabWindows/CVI的光谱分析系统的设计与实现

　　针对WDP500-2A平面光栅单色仪在不同电流下测试大功率激光二极管的发射波长时，匹配激光二极管的自动化程度不高、效率低以及分析界面不友好等缺点。　　采用自制的RS232串口通讯接口卡，并运用美国NI公司的虚拟仪器编程语言LabWindows/CVI开发分析软件，实现了单色仪的自动定位、扫描、数据分析、数据处理等功能。该光谱分析系统运行良好，提高了测试效率。　　1 引言 ...[详细]
一种手持公交收费及信息统计装置的设计与实现

目前城市的交通拥堵现象比较严重。据有关新闻报道：在我国，交通拥堵现象己经从北京、上海、广州等特大城市扩展到一些大中城市：由城市内部局部的“点”拥堵，扩展成局部的“面”拥堵。在居民出行的早晚高峰时，拥堵现象更为明显，城市道路处于明显的饱和状态。据有关部门统计，我国因城市交通的不便，造成的经济损失每年都能达上千亿元。世界各国都非常重视公共交通的发展在解决城市交通拥挤问题上的作用，公交优先的原则也已成...[详细]
利用LabVIEW实时模块缩减F-35战斗机的测试成本与时间

便携式数字数据采集系统（PDDAS）使用了LabVIEW实时模块和PXI，以控制风洞测试和采集记录来自128个不同通道的空气压力数据 "通过LabVIEW实时模块，可以在各种操作情况下获得采集空气压力数据及向风洞提供反馈控制信号所需的确定性响应时间。" – Dave Scheibenhoffer, G Systems 挑战: 用一个可采集、分析和存储来自下一代喷气式战斗机引擎设计的动...[详细]
摩托罗拉移动遭谷歌“雪藏”：未来命运待解

摩托罗拉移动遭谷歌“雪藏” 　　新浪科技罗亮　　上个月月底，谷歌在美国旧金山举行开发者大会，会上谷歌新一代Andriod操作系统，Nexus 7平板电脑、Nexus Q播放器及谷歌眼镜等3款硬件产品大放异彩。而当谷歌宣布Nexus 7平板电脑由谷歌与华硕合作研发而成的时候，估计有人会有疑问：为什么不是摩托罗拉移动？　　虽然摩托罗拉移动的主要业务是手机，但该公司在平板电脑领域也并非...[详细]
利用模拟工具优化电路设计

我和同事在旅馆酒吧闲聊了一天。之前，我们已经会见了几位客户。我们都在思考着一个问题：我们会见的这些工程师怎么几乎一点都不了解模拟技术呢。我认为，这些应届毕业生设计工程师所掌握的模拟技术知识，与我们毕业时的前辈所了解的知识不同，仅此而已。我的同事却说：“如果他们不知道这些原理，而大学也不教授这些内容，那结果会怎么样呢？这些新毕业的工程师注定只能去找他们的前辈拷贝一份模拟设计原理图吗？” 我同事所...[详细]
飞兆半导体参展2012便携产品创新技术展

全球领先的高性能功率和移动产品供应商飞兆半导体公司(Fairchild Semiconductor)通过先进的工艺和封装技术，提供大量的功率、模拟和混合信号解决方案。公司将在2012年7月25至26日在深圳会展中心举办的便携产品创新技术展上，重点展示创新移动解决方案。飞兆半导体的展台号码为3B21。便携领域继续呈现高涨的需求，其中智能手机和平板电脑产品尤为突出。飞兆半导体通过高效率设计解决方...[详细]
基于ARM嵌入式IPCamera的设计与实现

0 前言随着社会的发展，人们对安全防范工作日益重视，监控产品也从以前只在重要单位使用发展到各个领域都在应用。监控产品的技术也从模拟向数字和网络技术发展。网络监控产品使用较多的是硬盘录像机，但价格比较高。有些场合对监控的要求并不高，也不需要录像，但有时又要在远程了解一下当地的画面，这时就希望使用一种低价的，又能实现远程操作的监控产品。所以就计划设计IPCamera（网络照相机），它能够接受网络...[详细]
一种高可靠性LED照明驱动电路

　　 0 引言　　随着固态照明工业领域的兴起与不断改进，发光二极管（LED）因其具有高效、节能、寿命长、环保等特点，已成为现今照明技术的可选方案，并逐渐被应用于照明。促使人们关注LED 照明技术的一个关键因素是，其大大降低了能源的消耗，并可实现长期可靠的工作。有理由相信，这种新型的固态照明，必将带来人类照明领域的第三次革命。　　当然，采用LED 照明，首先需要考虑的是其亮度、成本...[详细]
Newton-Raphson迭代法

在电子电路的分析中，静态分析(又称直流分析)是电路分析的基础。然而，众所周知，电子元器件是非线性的，因此，电子电路的分析实际上就是非线性电路分析。非线性电子电路的静态分析有多种方法，如图解法、模型法、分段线性法及估算法等。图解法是分析非线性电路的有效方法之一，但是图解法的作图过程比较烦琐，计算精度差，当非线性元件较多时则无法作图。模型法是在一定的条件下忽略了非线性元器件部分影响...[详细]
RS-422／485隔离技术及应用讨论

RS-422与RS-485都是串行数据接口标准之一，是由电子工业协会(EIA)制订并发布的。RS-422定义了一种平衡通信接口，传输速率可以达到10 Mb／s；RS-422是一种全双工的单机发送、多机接收的单向、平衡传输规范，被命名为TIA／EIA-422-A标准。为扩展应用范围，EIA在RS-422基础上制定了RS-485标准，工作方式是半双工，发送器和接收器共用，允许多点、双向通信能力...[详细]
平板显示成熟市场下的TFT液晶面板部材业务新战略

在TFT液晶面板开始取代CRT之后，年需求量按面积计算一直保持着20～50％以上的大幅增长。但2010年对CRT的取代基本完成，2011年以后以电视为代表的应用市场的增长开始放缓。与此同时，TFT液晶面板的需求也开始下降。2011年随着市场行情的不断恶化，增长率下降至一位数左右。因TFT液晶面板的需求今后与尚未替代的应用设备市场的增长联动的趋势明显，与上年相比的增长率即便往好估计最多也只...[详细]
新款MIPS-Based™ Android™ 4.0平板电脑即将登陆

为数字家庭、网络、移动和嵌入式应用提供业界标准处理器架构与内核的领导厂商美普思科技公司 (MIPS Technologies, Inc) 以及为便携式消费电子提供多媒体和移动网络SoC解决方案的中国领先无晶圆半导体厂商炬力集成电路设计有限公司今天共同宣布，内置炬力MIPS-Based™SoC的新款Android™ 4.0“冰淇林三明治”平板电脑即将进军市场。中国平板电脑制造商蓝魔推出的新款m...[详细]
联发科多元布局力争触控IC市场

　　为争抢触控市场，联发科（MTK ）转投资的大陆触控IC厂汇顶已对外发表最新采用单层ITO和多点电容式触控方案，与即将并购的晨星(MStar)互别苗头，亦代表多元布局触控IC市场。　　无论是笔记本电脑、平板电脑或智能手机等终端产品，触控俨然已成标准配备，联发科积极展开布局，去年即不断加码中国大陆触控IC公司汇顶科技，累计投资金额达409万美元（约新台币约1.24亿元），持股比重逾三成。 ...[详细]
Synopsys和SMIC推出40纳米低漏电工艺DesignWare IP

面向中芯国际先进低功耗工艺的Synopsys DesignWare嵌入式存储器、逻辑库和模拟接口IP，可确保移动市场系统级芯片（SoC）的更快速开发。加利福尼亚州山景城和上海2012年7月10日电 /美通社亚洲/ -- 亮点：最新的合作推出了15款基于中芯国际40纳米低漏电（40LL）工艺技术的Synopsys® DesignWare®知识产权（IP），可使设计师更容易地将各项功能集...[详细]
管理汽车航空电气设计中的变量

介绍如何利用现代化布线设计工具集来应对复杂性的挑战。选项代码和表达式可以模拟汽车项目的变量。功能齐全的工具套件可以获取以约束形式被采用的最佳实践和规则。自动化可以帮助设计师稳定、连贯且低成本地管理复杂性。 Mentor Graphics国际 Capital 套件设计环境中的自动布线合成流程 Simon Holdsworth 表示：“利用规则和约束来指导一系列“变化与影响”的计算，...[详细]

器件捷径: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多

随便看看