电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

88X2222

产品描述Integrated Dual-port and Quad-port Multi-speed Ethernet Transceiver with MACSec and Electronic Dispersion Compensation Technology
文件大小312KB,共2页
制造商Marvell(美满科技)
官网地址http://www.marvell.com
下载文档 选型对比 全文预览

88X2222概述

Integrated Dual-port and Quad-port Multi-speed Ethernet Transceiver with MACSec and Electronic Dispersion Compensation Technology

文档预览

下载PDF文档
Marvell Alaska X 88X2222/M and 88X2242/M
Integrated Dual-port and Quad-port Multi-speed Ethernet Transceiver
with MACSec and Electronic Dispersion Compensation Technology
PRODUCT OVERVIEW
The Marvell® Alaska® X 88X2222/M and 88X2242/M transceiver family is a fully integrated single-chip solution providing end-to-
end data transmission over fiber-optic networks as well as Twinax copper links. It offers 2- or 4-port devices that perform all
physical layer functions associated with 10GBASE-R, 2000BASE-X, 1000BASE-X and 10GBASE-W. In addition, the device
supports one port of 10GBASE-X4, 40GBASE-R4 and 10GBASE-X2.
The electronic dispersion compensation (EDC) engine delivers high-speed bidirectional point-to-point full duplex data transmis-
sion at 10.3 Gbps per port over a variety of media. The performance of the engine can be reduced to save power in fiber-optic
applications that do not require EDC.
The host-side interface supports two or four ports of 10GBASE-R, 10GBASE-X2, 2000BASE-X or 1000BASE-X with two ports
of 40GBASE-R4 or 10GBASE-X4, and one port of 40GBASE-R8. Any port from the host side can be attached to any port on
the line side as long as the speeds match. The device outputs a recovered clock for use in synchronous Ethernet applications.
The 88X2242M supports the Marvell LinkCrypt® feature, which is based on the IEEE802.1ae MACSec protocol. The 88X2242M
device also supports the features above those required by the IEEE802.1ae MACSec protocol. These include the ability to select
and filter uncontrolled port traffic; support of packet redirection by addition of a new MAC DA, SA and Ethertype; support of
latency minimization for flow control packets; and support for diagnostics, MACSec header retention and additional statistics
counters. The device also supports the ability to select a secure channel by means other than the SCI, FIPS compliance testing,
adaptive rate control to compensate for packet expansion and Ethertype matching for the uncontrolled path.
PART NUMBER
88X2222
88X2222M
88X2242
88X2242M
DESCRIPTION
2-port
2-port with MACSec
4-port
4-port with MACSec
Quad XFI / Quad RXAUI / Dual XAUI
Dual 40GBASE-R4 / Single 40GBASE-R8
Host Interface
MACSec (88X2242M Only)
Config.
JTAG
SynchE
EDC
SR / LR / DAC / LRM – 10G / 40G
Frame to Reg.
MDIO
LED
I2C
Quad SFP+ / Single QSFP+
Fig 1. 88X2242/M System Block Diagram

88X2222相似产品对比

88X2222 88X2222M 88X2242 88X2242M
描述 Integrated Dual-port and Quad-port Multi-speed Ethernet Transceiver with MACSec and Electronic Dispersion Compensation Technology Integrated Dual-port and Quad-port Multi-speed Ethernet Transceiver with MACSec and Electronic Dispersion Compensation Technology Integrated Dual-port and Quad-port Multi-speed Ethernet Transceiver with MACSec and Electronic Dispersion Compensation Technology Integrated Dual-port and Quad-port Multi-speed Ethernet Transceiver with MACSec and Electronic Dispersion Compensation Technology

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1293  420  1132  1175  343  27  9  23  24  7 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved