EE PLD, 4.5ns, CMOS, PBGA49, ULTRA FINE LINE, BGA-49
参数名称 | 属性值 |
厂商名称 | Altera (Intel) |
零件包装代码 | BGA |
包装说明 | LFBGA, |
针数 | 49 |
Reach Compliance Code | unknown |
ECCN代码 | EAR99 |
最大时钟频率 | 222.2 MHz |
JESD-30 代码 | S-PBGA-B49 |
JESD-609代码 | e1 |
长度 | 7 mm |
专用输入次数 | |
I/O 线路数量 | 41 |
端子数量 | 49 |
最高工作温度 | 70 °C |
最低工作温度 | |
组织 | 0 DEDICATED INPUTS, 41 I/O |
输出函数 | MACROCELL |
封装主体材料 | PLASTIC/EPOXY |
封装代码 | LFBGA |
封装形状 | SQUARE |
封装形式 | GRID ARRAY, LOW PROFILE, FINE PITCH |
可编程逻辑类型 | EE PLD |
传播延迟 | 4.5 ns |
认证状态 | Not Qualified |
座面最大高度 | 1.55 mm |
最大供电电压 | 3.6 V |
最小供电电压 | 3 V |
标称供电电压 | 3.3 V |
表面贴装 | YES |
技术 | CMOS |
温度等级 | COMMERCIAL |
端子面层 | TIN SILVER COPPER |
端子形式 | BALL |
端子节距 | 0.8 mm |
端子位置 | BOTTOM |
宽度 | 7 mm |
EPM7064AEUC49-4 | EPM7128AEUC169-10 | EPM7128AEUC169-5 | EPM7128AEUC169-7 | EPM7064AEUC49-10 | EPM7064AEUC49-7 | |
---|---|---|---|---|---|---|
描述 | EE PLD, 4.5ns, CMOS, PBGA49, ULTRA FINE LINE, BGA-49 | EE PLD, 10ns, 128-Cell, CMOS, PBGA169, ULTRA FINE LINE, BGA-169 | EE PLD, 5ns, 128-Cell, CMOS, PBGA169, ULTRA FINE LINE, BGA-169 | EE PLD, 7.5ns, 128-Cell, CMOS, PBGA169, ULTRA FINE LINE, BGA-169 | EE PLD, 10ns, CMOS, PBGA49, ULTRA FINE LINE, BGA-49 | EE PLD, 7.5ns, CMOS, PBGA49, ULTRA FINE LINE, BGA-49 |
厂商名称 | Altera (Intel) | Altera (Intel) | Altera (Intel) | Altera (Intel) | Altera (Intel) | Altera (Intel) |
零件包装代码 | BGA | BGA | BGA | BGA | BGA | BGA |
包装说明 | LFBGA, | LFBGA, BGA169,13X13,32 | LFBGA, BGA169,13X13,32 | LFBGA, BGA169,13X13,32 | LFBGA, | LFBGA, |
针数 | 49 | 169 | 169 | 169 | 49 | 49 |
Reach Compliance Code | unknown | unknown | unknown | unknown | unknown | unknown |
ECCN代码 | EAR99 | 3A991 | 3A991 | 3A991 | EAR99 | EAR99 |
最大时钟频率 | 222.2 MHz | 98 MHz | 192.3 MHz | 129.9 MHz | 100 MHz | 135.1 MHz |
JESD-30 代码 | S-PBGA-B49 | S-PBGA-B169 | S-PBGA-B169 | S-PBGA-B169 | S-PBGA-B49 | S-PBGA-B49 |
JESD-609代码 | e1 | e0 | e0 | e0 | e1 | e1 |
长度 | 7 mm | 11 mm | 11 mm | 11 mm | 7 mm | 7 mm |
I/O 线路数量 | 41 | 100 | 100 | 100 | 41 | 41 |
端子数量 | 49 | 169 | 169 | 169 | 49 | 49 |
最高工作温度 | 70 °C | 70 °C | 70 °C | 70 °C | 70 °C | 70 °C |
组织 | 0 DEDICATED INPUTS, 41 I/O | 0 DEDICATED INPUTS, 100 I/O | 0 DEDICATED INPUTS, 100 I/O | 0 DEDICATED INPUTS, 100 I/O | 0 DEDICATED INPUTS, 41 I/O | 0 DEDICATED INPUTS, 41 I/O |
输出函数 | MACROCELL | MACROCELL | MACROCELL | MACROCELL | MACROCELL | MACROCELL |
封装主体材料 | PLASTIC/EPOXY | PLASTIC/EPOXY | PLASTIC/EPOXY | PLASTIC/EPOXY | PLASTIC/EPOXY | PLASTIC/EPOXY |
封装代码 | LFBGA | LFBGA | LFBGA | LFBGA | LFBGA | LFBGA |
封装形状 | SQUARE | SQUARE | SQUARE | SQUARE | SQUARE | SQUARE |
封装形式 | GRID ARRAY, LOW PROFILE, FINE PITCH | GRID ARRAY, LOW PROFILE, FINE PITCH | GRID ARRAY, LOW PROFILE, FINE PITCH | GRID ARRAY, LOW PROFILE, FINE PITCH | GRID ARRAY, LOW PROFILE, FINE PITCH | GRID ARRAY, LOW PROFILE, FINE PITCH |
可编程逻辑类型 | EE PLD | EE PLD | EE PLD | EE PLD | EE PLD | EE PLD |
传播延迟 | 4.5 ns | 10 ns | 5 ns | 7.5 ns | 10 ns | 7.5 ns |
认证状态 | Not Qualified | Not Qualified | Not Qualified | Not Qualified | Not Qualified | Not Qualified |
座面最大高度 | 1.55 mm | 1.55 mm | 1.55 mm | 1.55 mm | 1.55 mm | 1.55 mm |
最大供电电压 | 3.6 V | 3.6 V | 3.6 V | 3.6 V | 3.6 V | 3.6 V |
最小供电电压 | 3 V | 3 V | 3 V | 3 V | 3 V | 3 V |
标称供电电压 | 3.3 V | 3.3 V | 3.3 V | 3.3 V | 3.3 V | 3.3 V |
表面贴装 | YES | YES | YES | YES | YES | YES |
技术 | CMOS | CMOS | CMOS | CMOS | CMOS | CMOS |
温度等级 | COMMERCIAL | COMMERCIAL | COMMERCIAL | COMMERCIAL | COMMERCIAL | COMMERCIAL |
端子面层 | TIN SILVER COPPER | Tin/Lead (Sn/Pb) | Tin/Lead (Sn/Pb) | Tin/Lead (Sn/Pb) | TIN SILVER COPPER | TIN SILVER COPPER |
端子形式 | BALL | BALL | BALL | BALL | BALL | BALL |
端子节距 | 0.8 mm | 0.8 mm | 0.8 mm | 0.8 mm | 0.8 mm | 0.8 mm |
端子位置 | BOTTOM | BOTTOM | BOTTOM | BOTTOM | BOTTOM | BOTTOM |
宽度 | 7 mm | 11 mm | 11 mm | 11 mm | 7 mm | 7 mm |
电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved