电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HYMD232M646AL6-M

产品描述DDR DRAM Module, 32MX64, 0.75ns, CMOS, SODIMM-200
产品类别存储    存储   
文件大小279KB,共19页
制造商SK Hynix(海力士)
官网地址http://www.hynix.com/eng/
下载文档 详细参数 选型对比 全文预览

HYMD232M646AL6-M概述

DDR DRAM Module, 32MX64, 0.75ns, CMOS, SODIMM-200

HYMD232M646AL6-M规格参数

参数名称属性值
厂商名称SK Hynix(海力士)
零件包装代码MODULE
包装说明DIMM, DIMM200,24
针数200
Reach Compliance Codecompliant
ECCN代码EAR99
访问模式DUAL BANK PAGE BURST
最长访问时间0.75 ns
其他特性AUTO/SELF REFRESH
最大时钟频率 (fCLK)133 MHz
I/O 类型COMMON
JESD-30 代码R-XDMA-N200
内存密度2147483648 bit
内存集成电路类型DDR DRAM MODULE
内存宽度64
功能数量1
端口数量1
端子数量200
字数33554432 words
字数代码32000000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织32MX64
输出特性3-STATE
封装主体材料UNSPECIFIED
封装代码DIMM
封装等效代码DIMM200,24
封装形状RECTANGULAR
封装形式MICROELECTRONIC ASSEMBLY
电源2.5 V
认证状态Not Qualified
刷新周期8192
自我刷新YES
最大待机电流0.16 A
最大压摆率1.58 mA
最大供电电压 (Vsup)2.7 V
最小供电电压 (Vsup)2.3 V
标称供电电压 (Vsup)2.5 V
表面贴装NO
技术CMOS
温度等级COMMERCIAL
端子形式NO LEAD
端子节距0.6 mm
端子位置DUAL

文档预览

下载PDF文档
32Mx64 bits
Unbuffered DDR SO-DIMM
HYMD232M646A(L)6-J/M/K/H/L
DESCRIPTION
Hynix HYMD232M646A(L)6-J/M/K/H/L series is unbuffered 200-pin double data rate Synchronous DRAM Small Out-
line Dual In-Line Memory Modules (SO-DIMMs) which are organized as 32Mx64 high-speed memory arrays. Hynix
HYMD232M646A(L)6-J/M/K/H/L series consists of eight 16Mx16 DDR SDRAM in 400mil TSOP II packages on a
200pin glass-epoxy substrate. Hynix HYMD232M646A(L)6-J/M/K/H/L series provide a high performance 8-byte inter-
face in 67.60mmX 31.75mm form factor of industry standard. It is suitable for easy interchange and addition.
Hynix HYMD232M646A(L)6-J/M/K/H/L series is designed for high speed of up to 166MHz and offers fully synchronous
operations referenced to both rising and falling edges of differential clock inputs. While all addresses and control inputs
are latched on the rising edges of the clock, Data, Data strobes and Write data masks inputs are sampled on both ris-
ing and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth.
All input and output voltage levels are compatible with SSTL_2. High speed frequencies, programmable latencies and
burst lengths allow variety of device operation in high performance memory system.
Hynix HYMD232M646A(L)6-J/M/K/H/L series incorporates SPD(serial presence detect). Serial presence detect func-
tion is implemented via a serial 2,048-bit EEPROM. The first 128 bytes of serial PD data are programmed by Hynix to
identify DIMM type, capacity and other the information of DIMM and the last 128 bytes are available to the customer.
FEATURES
256MB (32M x 64) Unbuffered DDR SO-DIMM
based on 16Mx16 DDR SDRAM
JEDEC Standard 200-pin small outline dual in-line
memory module (SO-DIMM)
2.5V +/- 0.2V VDD and VDDQ Power supply
All inputs and outputs are compatible with SSTL_2
interface
Fully differential clock operations (CK & /CK) with
100MHz/125MHz/133MHz/166MHz
All addresses and control inputs except Data, Data
strobes and Data masks latched on the rising edges
of the clock
Data(DQ), Data strobes and Write masks latched on
both rising and falling edges of the clock
Data inputs on DQS centers when write (centered
DQ)
Data strobes synchronized with output data for read
and input data for write
Programmable CAS Latency 2 / 2.5 supported
Programmable Burst Length 2 / 4 / 8 with both
sequential and interleave mode
tRAS Lock-out function supported
Internal four bank operations with single pulsed RAS
Auto refresh and self refresh supported
8192 refresh cycles / 64ms
ORDERING INFORMATION
Part No.
HYMD232M646A(L)6-J
HYMD232M646A(L)6-M
HYMD232M646A(L)6-K
HYMD232M646A(L)6-H
HYMD232M646A(L)6-L
V
DD
=2.5V
V
DDQ
=2.5V
Power Supply
Clock Frequency
166MHz (*DDR333)
133MHz (*DDR266:2-2-2)
133MHz (*DDR266A)
133MHz (*DDR266B)
100MHz (*DDR200)
Interface
Form Factor
SSTL_2
200pin Unbuffered SO-DIMM
67.6mm x 31.75mm x 1mm
* JEDEC Defined Specifications compliant
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Rev. 0.5 / July 2003
1

HYMD232M646AL6-M相似产品对比

HYMD232M646AL6-M HYMD232M646A6-J HYMD232M646AL6-H HYMD232M646A6-M HYMD232M646A6-K HYMD232M646A6-L HYMD232M646A6-H HYMD232M646AL6-L HYMD232M646AL6-K
描述 DDR DRAM Module, 32MX64, 0.75ns, CMOS, SODIMM-200 DDR DRAM Module, 32MX64, 0.7ns, CMOS, SODIMM-200 DDR DRAM Module, 32MX64, 0.75ns, CMOS, SODIMM-200 DDR DRAM Module, 32MX64, 0.75ns, CMOS, SODIMM-200 DDR DRAM Module, 32MX64, 0.75ns, CMOS, SODIMM-200 DDR DRAM Module, 32MX64, 0.8ns, CMOS, SODIMM-200 DDR DRAM Module, 32MX64, 0.75ns, CMOS, SODIMM-200 DDR DRAM Module, 32MX64, 0.8ns, CMOS, SODIMM-200 DDR DRAM Module, 32MX64, 0.75ns, CMOS, SODIMM-200
零件包装代码 MODULE MODULE MODULE MODULE MODULE MODULE MODULE MODULE MODULE
包装说明 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24
针数 200 200 200 200 200 200 200 200 200
Reach Compliance Code compliant unknown compliant unknown unknown unknown unknown compliant compliant
ECCN代码 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
访问模式 DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST
最长访问时间 0.75 ns 0.7 ns 0.75 ns 0.75 ns 0.75 ns 0.8 ns 0.75 ns 0.8 ns 0.75 ns
其他特性 AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH
最大时钟频率 (fCLK) 133 MHz 166 MHz 133 MHz 133 MHz 133 MHz 125 MHz 133 MHz 125 MHz 133 MHz
I/O 类型 COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON
JESD-30 代码 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200
内存密度 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit
内存集成电路类型 DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE
内存宽度 64 64 64 64 64 64 64 64 64
功能数量 1 1 1 1 1 1 1 1 1
端口数量 1 1 1 1 1 1 1 1 1
端子数量 200 200 200 200 200 200 200 200 200
字数 33554432 words 33554432 words 33554432 words 33554432 words 33554432 words 33554432 words 33554432 words 33554432 words 33554432 words
字数代码 32000000 32000000 32000000 32000000 32000000 32000000 32000000 32000000 32000000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
组织 32MX64 32MX64 32MX64 32MX64 32MX64 32MX64 32MX64 32MX64 32MX64
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
封装主体材料 UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED
封装代码 DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM
封装等效代码 DIMM200,24 DIMM200,24 DIMM200,24 DIMM200,24 DIMM200,24 DIMM200,24 DIMM200,24 DIMM200,24 DIMM200,24
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY
电源 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
刷新周期 8192 8192 8192 8192 8192 8192 8192 8192 8192
自我刷新 YES YES YES YES YES YES YES YES YES
最大待机电流 0.16 A 0.16 A 0.16 A 0.16 A 0.16 A 0.16 A 0.16 A 0.16 A 0.16 A
最大压摆率 1.58 mA 1.58 mA 1.5 mA 1.58 mA 1.5 mA 1.36 mA 1.5 mA 1.36 mA 1.5 mA
最大供电电压 (Vsup) 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V
最小供电电压 (Vsup) 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V
标称供电电压 (Vsup) 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
表面贴装 NO NO NO NO NO NO NO NO NO
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子形式 NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD
端子节距 0.6 mm 0.6 mm 0.6 mm 0.6 mm 0.6 mm 0.6 mm 0.6 mm 0.6 mm 0.6 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
厂商名称 SK Hynix(海力士) - SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士)
建议增加“稍后看”功能
在youtube上,有个功能叫“稍后看”有点类似于收藏。我觉得我们论坛可以加上这个功能。至少适用于这两种情况。 看了一半的帖子,但是太长了,还没看完了。加入“稍后看”,有时间再看。 一个 ......
zca123 为我们提建议&公告
讲座的视频哪里有下?
上班上网不方便,PPT已经下载了想配着视频看,哪里能下载。...
xscc 微控制器 MCU
0分帖赚分~~~
0...
yuanyzy 嵌入式系统
关于模块加载的问题
api.c内容为 void test() { test2(}; } api2.c内容为 void test2() { printf("hello"); } 在shell下执行模块加载 ld 1,0,"api2.out" ld 1,0,"api.out" 运行test得到输出 hello ......
chenyu19845 嵌入式系统
各位工程师,现在汽车电子过7637大家还是用TVS吗?
我公司在给日立做的一个项目上就遇到了问题,日立的小挖上由于厂家在走线时会经过一个功率比较大的继电器,所以在开关ACC的时候会产生高达280V的脉冲电压,我们目前采用了两个36V 1800W的 TVS并 ......
qewnja 汽车电子
基于DSPBUILDER的IIR数字低通滤波器的设计
基于DSPBUILDER的IIR数字低通滤波器的设计...
zzggxx007 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1127  1032  1734  427  1475  23  21  35  9  30 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved