电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HYMD232M646A6-K

产品描述DDR DRAM Module, 32MX64, 0.75ns, CMOS, SODIMM-200
产品类别存储    存储   
文件大小279KB,共19页
制造商SK Hynix(海力士)
官网地址http://www.hynix.com/eng/
下载文档 详细参数 选型对比 全文预览

HYMD232M646A6-K概述

DDR DRAM Module, 32MX64, 0.75ns, CMOS, SODIMM-200

HYMD232M646A6-K规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称SK Hynix(海力士)
零件包装代码MODULE
包装说明DIMM, DIMM200,24
针数200
Reach Compliance Codeunknown
ECCN代码EAR99
访问模式DUAL BANK PAGE BURST
最长访问时间0.75 ns
其他特性AUTO/SELF REFRESH
最大时钟频率 (fCLK)133 MHz
I/O 类型COMMON
JESD-30 代码R-XDMA-N200
内存密度2147483648 bit
内存集成电路类型DDR DRAM MODULE
内存宽度64
功能数量1
端口数量1
端子数量200
字数33554432 words
字数代码32000000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织32MX64
输出特性3-STATE
封装主体材料UNSPECIFIED
封装代码DIMM
封装等效代码DIMM200,24
封装形状RECTANGULAR
封装形式MICROELECTRONIC ASSEMBLY
峰值回流温度(摄氏度)NOT SPECIFIED
电源2.5 V
认证状态Not Qualified
刷新周期8192
自我刷新YES
最大待机电流0.16 A
最大压摆率1.5 mA
最大供电电压 (Vsup)2.7 V
最小供电电压 (Vsup)2.3 V
标称供电电压 (Vsup)2.5 V
表面贴装NO
技术CMOS
温度等级COMMERCIAL
端子形式NO LEAD
端子节距0.6 mm
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED

文档预览

下载PDF文档
32Mx64 bits
Unbuffered DDR SO-DIMM
HYMD232M646A(L)6-J/M/K/H/L
DESCRIPTION
Hynix HYMD232M646A(L)6-J/M/K/H/L series is unbuffered 200-pin double data rate Synchronous DRAM Small Out-
line Dual In-Line Memory Modules (SO-DIMMs) which are organized as 32Mx64 high-speed memory arrays. Hynix
HYMD232M646A(L)6-J/M/K/H/L series consists of eight 16Mx16 DDR SDRAM in 400mil TSOP II packages on a
200pin glass-epoxy substrate. Hynix HYMD232M646A(L)6-J/M/K/H/L series provide a high performance 8-byte inter-
face in 67.60mmX 31.75mm form factor of industry standard. It is suitable for easy interchange and addition.
Hynix HYMD232M646A(L)6-J/M/K/H/L series is designed for high speed of up to 166MHz and offers fully synchronous
operations referenced to both rising and falling edges of differential clock inputs. While all addresses and control inputs
are latched on the rising edges of the clock, Data, Data strobes and Write data masks inputs are sampled on both ris-
ing and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth.
All input and output voltage levels are compatible with SSTL_2. High speed frequencies, programmable latencies and
burst lengths allow variety of device operation in high performance memory system.
Hynix HYMD232M646A(L)6-J/M/K/H/L series incorporates SPD(serial presence detect). Serial presence detect func-
tion is implemented via a serial 2,048-bit EEPROM. The first 128 bytes of serial PD data are programmed by Hynix to
identify DIMM type, capacity and other the information of DIMM and the last 128 bytes are available to the customer.
FEATURES
256MB (32M x 64) Unbuffered DDR SO-DIMM
based on 16Mx16 DDR SDRAM
JEDEC Standard 200-pin small outline dual in-line
memory module (SO-DIMM)
2.5V +/- 0.2V VDD and VDDQ Power supply
All inputs and outputs are compatible with SSTL_2
interface
Fully differential clock operations (CK & /CK) with
100MHz/125MHz/133MHz/166MHz
All addresses and control inputs except Data, Data
strobes and Data masks latched on the rising edges
of the clock
Data(DQ), Data strobes and Write masks latched on
both rising and falling edges of the clock
Data inputs on DQS centers when write (centered
DQ)
Data strobes synchronized with output data for read
and input data for write
Programmable CAS Latency 2 / 2.5 supported
Programmable Burst Length 2 / 4 / 8 with both
sequential and interleave mode
tRAS Lock-out function supported
Internal four bank operations with single pulsed RAS
Auto refresh and self refresh supported
8192 refresh cycles / 64ms
ORDERING INFORMATION
Part No.
HYMD232M646A(L)6-J
HYMD232M646A(L)6-M
HYMD232M646A(L)6-K
HYMD232M646A(L)6-H
HYMD232M646A(L)6-L
V
DD
=2.5V
V
DDQ
=2.5V
Power Supply
Clock Frequency
166MHz (*DDR333)
133MHz (*DDR266:2-2-2)
133MHz (*DDR266A)
133MHz (*DDR266B)
100MHz (*DDR200)
Interface
Form Factor
SSTL_2
200pin Unbuffered SO-DIMM
67.6mm x 31.75mm x 1mm
* JEDEC Defined Specifications compliant
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Rev. 0.5 / July 2003
1

HYMD232M646A6-K相似产品对比

HYMD232M646A6-K HYMD232M646A6-J HYMD232M646AL6-H HYMD232M646A6-M HYMD232M646A6-L HYMD232M646A6-H HYMD232M646AL6-M HYMD232M646AL6-L HYMD232M646AL6-K
描述 DDR DRAM Module, 32MX64, 0.75ns, CMOS, SODIMM-200 DDR DRAM Module, 32MX64, 0.7ns, CMOS, SODIMM-200 DDR DRAM Module, 32MX64, 0.75ns, CMOS, SODIMM-200 DDR DRAM Module, 32MX64, 0.75ns, CMOS, SODIMM-200 DDR DRAM Module, 32MX64, 0.8ns, CMOS, SODIMM-200 DDR DRAM Module, 32MX64, 0.75ns, CMOS, SODIMM-200 DDR DRAM Module, 32MX64, 0.75ns, CMOS, SODIMM-200 DDR DRAM Module, 32MX64, 0.8ns, CMOS, SODIMM-200 DDR DRAM Module, 32MX64, 0.75ns, CMOS, SODIMM-200
零件包装代码 MODULE MODULE MODULE MODULE MODULE MODULE MODULE MODULE MODULE
包装说明 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24 DIMM, DIMM200,24
针数 200 200 200 200 200 200 200 200 200
Reach Compliance Code unknown unknown compliant unknown unknown unknown compliant compliant compliant
ECCN代码 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
访问模式 DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST
最长访问时间 0.75 ns 0.7 ns 0.75 ns 0.75 ns 0.8 ns 0.75 ns 0.75 ns 0.8 ns 0.75 ns
其他特性 AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH
最大时钟频率 (fCLK) 133 MHz 166 MHz 133 MHz 133 MHz 125 MHz 133 MHz 133 MHz 125 MHz 133 MHz
I/O 类型 COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON
JESD-30 代码 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200 R-XDMA-N200
内存密度 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit
内存集成电路类型 DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE
内存宽度 64 64 64 64 64 64 64 64 64
功能数量 1 1 1 1 1 1 1 1 1
端口数量 1 1 1 1 1 1 1 1 1
端子数量 200 200 200 200 200 200 200 200 200
字数 33554432 words 33554432 words 33554432 words 33554432 words 33554432 words 33554432 words 33554432 words 33554432 words 33554432 words
字数代码 32000000 32000000 32000000 32000000 32000000 32000000 32000000 32000000 32000000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
组织 32MX64 32MX64 32MX64 32MX64 32MX64 32MX64 32MX64 32MX64 32MX64
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
封装主体材料 UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED
封装代码 DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM DIMM
封装等效代码 DIMM200,24 DIMM200,24 DIMM200,24 DIMM200,24 DIMM200,24 DIMM200,24 DIMM200,24 DIMM200,24 DIMM200,24
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY
电源 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
刷新周期 8192 8192 8192 8192 8192 8192 8192 8192 8192
自我刷新 YES YES YES YES YES YES YES YES YES
最大待机电流 0.16 A 0.16 A 0.16 A 0.16 A 0.16 A 0.16 A 0.16 A 0.16 A 0.16 A
最大压摆率 1.5 mA 1.58 mA 1.5 mA 1.58 mA 1.36 mA 1.5 mA 1.58 mA 1.36 mA 1.5 mA
最大供电电压 (Vsup) 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V
最小供电电压 (Vsup) 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V
标称供电电压 (Vsup) 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
表面贴装 NO NO NO NO NO NO NO NO NO
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子形式 NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD
端子节距 0.6 mm 0.6 mm 0.6 mm 0.6 mm 0.6 mm 0.6 mm 0.6 mm 0.6 mm 0.6 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
厂商名称 SK Hynix(海力士) - SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士)
如何选用热继电器、?实际为电机额定电流多少
选用热继电器一般以电机额定电流为准.如电机额定电流为3A,而选择热继电器为1.5~3.5间.设定时以电机的负载为准.如负载比较稳定时,热继电器设定的电流为电机额定电流.如负载波动比较大时可稍微加 ......
eeleader 工业自动化与控制
基于Motorola 嵌入式控制器DSP56F805芯片的 CAN总线通信
摘要 文章介绍了CAN 总线通信协议和 Motorola新一代嵌入式控制器 DSP56F805内置的用于实现CAN通信的 模块 并通过编程实例说明了 模块的应用方法...
frozenviolet DSP 与 ARM 处理器
问个WINCE调试的基本方法问题
我在PB5.0中调试单一的工程可以么?就是我不想每次都生成新的系统镜像。就像在VS2005中调试一样,修改代码、F5就开始编译链接、部署、断点,这样就方便多了阿,要不我不是在PB中每次都得从新生 ......
yhphxj 嵌入式系统
CC3200套件OURS-SDK-WFB_探索4——freertos跑起来
本帖最后由 tinnu 于 2019-2-20 15:37 编辑 此内容由EEWORLD论坛网友tinnu原创,如需转载或用于商业用途需征得作者同意并注明出处 延续上一章帖子的内容:CC3200套件OURS-SDK-WFB_探索3— ......
tinnu 无线连接
急需人员加盟
本公司因业务需要,急需招聘WincE开发工程师,待遇从优。有意者请将简历发送至liuyh0105@126.com刘月红收。有IC卡、条形码行业工作经验者优先。电话:010-51265035、68219720、68219760...
woolsack 嵌入式系统
STM8S103K使用I2C通信经常出错
103K作为从属, 另外一块CPU作为主控, 时钟频率大概200HZ 在103K这边经常会收到错误的地址 但使用逻辑分析仪看波形是正确的 可能是哪里出错了呢?...
xuejing0391 stm32/stm8

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1203  2849  2783  681  1612  25  58  57  14  33 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved