Cover
88F5182
Feroceon
®
Storage
Networking SoC
Datasheet
Doc. No. MV-S103345-00, Rev. E
April 29, 2008, Preliminary
Marvell.
Moving Forward Faster
Document Classification: Proprietary Information
88F5182
Datasheet
Document Conventions
Note:
Provides related information or information of special importance.
Caution:
Indicates potential damage to hardware or software, or loss of data.
Warning:
Indicates a risk of personal injury.
Document Status
Doc Status: Preliminary
Technical Publication: 0.x
For more information, visit our website at:
www.marvell.com
Disclaimer
No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, for any purpose,
without the express written permission of Marvell. Marvell retains the right to make changes to this document at any time, without notice. Marvell makes no warranty of any
kind, expressed or implied, with regard to any information contained in this document, including, but not limited to, the implied warranties of merchantability or fitness for any
particular purpose. Further, Marvell does not warrant the accuracy or completeness of the information, text, graphics, or other items contained within this document.
Marvell products are not designed for use in life-support equipment or applications that would cause a life-threatening situation if any such products failed. Do not use
Marvell products in these types of equipment or applications.
With respect to the products described herein, the user or recipient, in the absence of appropriate U.S. government authorization, agrees:
1) Not to re-export or release any such information consisting of technology, software or source code controlled for national security reasons by the U.S. Export Control
Regulations ("EAR"), to a national of EAR Country Groups D:1 or E:2;
2) Not to export the direct product of such technology or such software, to EAR Country Groups D:1 or E:2, if such technology or software and direct products thereof are
controlled for national security reasons by the EAR; and,
3) In the case of technology controlled for national security reasons under the EAR where the direct product of the technology is a complete plant or component of a plant,
not to export to EAR Country Groups D:1 or E:2 the direct product of the plant or major component thereof, if such direct product is controlled for national security reasons
by the EAR, or is subject to controls under the U.S. Munitions List ("USML").
At all times hereunder, the recipient of any such information agrees that they shall be deemed to have manually signed this document in connection with their receipt of any
such information.
Copyright © 1999–2008. Marvell International Ltd. All rights reserved. Marvell, the Marvell logo, Moving Forward Faster, Alaska, Fastwriter, Datacom Systems on Silicon,
Libertas, Link Street, NetGX, PHYAdvantage, Prestera, Raising The Technology Bar, The Technology Within, Virtual Cable Tester, and Yukon are registered trademarks of
Marvell. Ants, AnyVoltage, Discovery, DSP Switcher, Feroceon, GalNet, GalTis, Horizon, Marvell Makes It All Possible, RADLAN, UniMAC, and VCT are trademarks of
Marvell. All other trademarks are the property of their respective owners.
Doc. No. MV-S103345-00 Rev. E
Page 2
Document Classification: Proprietary Information
Copyright © 2008 Marvell
April 29, 2008, Preliminary
88F5182 Feroceon
®
Storage Networking SoC
Datasheet
PRODUCT OVERVIEW
The Marvell
®
88F5182 device is a high-performance,
highly integrated, Storage Networking System Engine. It
is based on the Marvell Feroceon
®
CPU core, which is
fully compliant with the ARMv5TE.
•
•
•
•
•
Out-of-order execution for increased performance
In-order retire via a Reordering Buffer (ROB)
Branch Prediction Unit
Supports JTAG/ARM Multi-ICE
Supports both Big and Little Endian modes
FEATURES
High-performance integrated controller
•
High-performance Feroceon CPU core with
integrated 32/32 KB I/D L1 cache, running at up to
500 MHz
•
High bandwidth dual-port memory controller
(16-/32-bit DDR1/DDR2 SDRAM)
•
Single PCI Express (x1) port with integrated PHY
•
Single 32-bit PCI2.2 66 MHz port
•
Two SATA 2.0 ports with integrated 3 Gbps SATA II
PHYs
•
Single Gigabit Ethernet MAC (10/100/1000 Mbps)
•
Two USB 2.0 ports with integrated PHY
•
Security Cryptographic Engine
•
Two-Wire Serial Interface (TWSI)
•
Two UART ports
•
16-bit device bus with up to four chip selects
•
NAND Flash Support
•
Integrated DMA engine (four channels)
•
XOR engine for RAID applications
•
26 multi-purpose pins
•
Interrupt controller
•
Timers
Marvell
®
Feroceon
®
CPU core
•
500 MHz with DDR1/DDR2 at 166 MHz
•
400 MHz with DDR2 at 200 MHz
•
32-bit and 16-bit RISC architecture
•
Compliant with v5TE architecture as published in
the ARM Architect Reference Manual, Second
Edition
•
Includes MMU to support virtual memory features
•
MPU can be used instead when not using MMU
•
32-KB I-Cache and 32-KB D-Cache
•
64-bit internal data bus
DDR1/DDR2 SDRAM controller
•
DDR SDRAM with a clock ratio of 1:1, 1:2, 1:3, or
1:4 between the DDR SDRAM and the Feroceon
CPU core, respectively
•
16-/32-bit interface
•
DDR1 at up to 333 MHz
•
DDR2 at up to 400 MHz
•
Supports up to two dual-sided DIMMs
•
Supports DDR components of x8 and x16
•
Dual channel memory controller
•
Reduced CPU to DDR SDRAM latency
•
SSTL 2.5V I/Os in DDR1, 1.8V I/Os in DDR2
•
Supports four DDR SDRAM banks (CSs)
•
DDR1 supports device densities of 128, 256,
512 Mbits
•
DDR2 supports device densities of 256, 512 Mbits
•
Up to 1 GB (32-bit interface) and 0.5 GB (16-bit
interface) total memory space
•
Supports DDR SDRAM bank interleaving between
all DDR SDRAM banks (both the physical banks,
and the four internal banks of the DDR SDRAM
devices)
•
Supports up to 16 open pages (page per bank)
•
Supports configurable DDR SDRAM timing
parameters
•
Supports up to 32-byte burst per single DDR
SDRAM access
•
Single ended DQS in DDR2
•
DDR1/DDR2 pad auto calibration
•
Support DDR2 On Die Termination (ODT)
PCI Express interface (x1)
•
PCI Express Base 1.0a compatible
•
Integrated low power SERDES PHY, based on
proven Marvell SERDES technology
•
Root Complex port
•
Can be configured also as an Endpoint port
•
x1 link width
Copyright © 2008 Marvell
April 29, 2008, Preliminary
Document Classification: Proprietary Information
Doc. No. MV-S103345-00 Rev. E
Page 3
88F5182
Datasheet
•
•
•
•
•
•
•
•
•
•
2.5 GHz/s signalling
Lane polarity reversal support
Maximum payload size of 128 bytes
Single Virtual Channel (VC-0)
Replay buffer support
Extended PCI Express configuration space
Advanced Error Reporting (AER) support
Power management: L0s and software L1 support
Interrupt emulation message support
Error message support
•
Vital Product Data (VPD) support
•
PCI Power Management (PMG) support
•
Message Signal Interrupts (MSI) support
SATA II interface (2 ports)
•
Integrates Marvell 3 Gbps (Gen2i) SATA PHY
•
Compliant with SATA II Phase 1 specifications
- Supports SATA II Native Command Queuing
(NCQ), up to 128 outstanding commands per
port
- First party DMA (FPDMA) full support
- Backwards compatible with SATA I devices
•
Supports SATA II Phase 2 advanced features
- 3 Gbps (Gen2i) SATA II speed
- Port Multiplier (PM)—Performs FIS-Based
Switching as defined in SATA working group PM
definition
- Port Selector (PS)—Issues the protocol-based
OOB sequence to select the active host port
•
Supports device 48-bit addressing
•
Supports ATA Tag Command Queuing
SATA II Host Controller
•
Enhanced-DMA [EDMA] per SATA port
- Automatic command execution without host
intervention
- Command queuing support, for up to 128
outstanding commands
- Separate SATA request/response queues
- 64-bit addressing support for descriptors and
data buffers in system memory
•
Read ahead
•
Advanced interrupt coalescing
•
Target mode operation—Two 88F5182 devices can
be attached through Serial-ATA ports, enabling
data communication between different 88F5182
devices.
•
Advanced drive diagnostics via the ATA SMART
command
Integrated single GbE (10/100/1000) MAC
•
Supports 10/100/1000 Mbps
•
MII, GMII, or RGMII Interface
•
Proprietary 200 Mbps Marvell MII (MMII) interface
•
Dedicated DMA for data movement between
memory and port
•
Priority queuing on receive based on DA, VLAN
Tag, and IP TOS
•
Layer 2/3/4 frame encapsulation detection
•
TCP/IP checksum on receive and transmit
•
DA address filtering
PCI Express master specific features
•
Single outstanding read transaction
•
Maximum read request of up to 128 bytes
•
Maximum write request of up to 128 bytes
•
Up to four outstanding read transactions in
Endpoint mode
PCI Express target specific features
•
Supports up to eight read request transactions
•
Maximum read request size of 4 KB
•
Maximum write request of 128 bytes
•
Supports PCI Express access to all of the device’s
internal registers
32-bit PCI interface
•
66 MHz PCI 2.2 compliant interface
•
3.3V I/Os, 5V tolerant
•
Supports 64-bit addressing via DAC transactions
•
Configurable PCI arbiter for up to six masters
PCI master specific features
•
Supports all PCI cycles
•
Host to PCI bridge—translates CPU cycles to PCI
memory, I/O, or configuration cycles
•
Supports DMA bursts between PCI and memory
•
Supports transaction combining to unlimited PCI
burst
PCI target specific features
•
Supports all PCI cycles
•
Supports programmable aggressive read prefetch
•
Supports unlimited burst write with zero wait states
•
Supports up to four delayed reads
•
Supports PCI access to all of the device’s internal
registers
•
PCI address remapping to local memory
PICMG Compact PCI Hot-Swap ready
PCI “Plug and Play” support
•
Plug and Play compatible configuration registers
•
PCI configuration registers that are accessible from
both the Feroceon CPU core and PCI
Doc. No. MV-S103345-00 Rev. E
Page 4
Document Classification: Proprietary Information
Copyright © 2008 Marvell
April 29, 2008, Preliminary
Features
USB 2.0 ports (2 ports)
•
Each port can serve as a peripheral or host
•
USB 2.0 compliant
•
Integrated USB 2.0 PHY
•
EHCI compatible as a host
•
As a host, supports direct connection to all
peripheral types (LS, FS, HS)
•
As a peripheral, connects to all host types (HS, FS)
and hubs
•
Up to four independent endpoints supporting
control, interrupt, bulk, and isochronous data
transfers
•
Dedicated DMA for data movement between
memory and port
Two-Wire Serial Interface (TWSI)
•
Master/slave operation
•
Serial ROM initialization
Two UART interfaces
•
16550 UART compatible
•
Two pins for transmit and receive operations
•
Two pins for modem control functions
Device bus controller
•
8-/16-bit width
•
166 MHz clock frequency
•
3.3V I/Os
•
Supports many types of standard memory devices
such as FLASH and ROM
•
Four chip selects with programmable timing
•
Optional external wait-state support
•
Boot ROM support
NAND Flash support
•
Glueless interface to CE don’t care NAND Flash
through the device bus interface
•
Glueless interface to CE care NAND Flash through
the device bus and MPP interfaces
•
Boot from NAND Flash when the 1st block, placed
on 00h block address, is guaranteed to be a valid
block with no errors
•
Support read bursts of up to 128 bytes
Four channel Independent DMA controller
•
Chaining via linked-lists of descriptors
•
Moves data from any to any interface
•
Supports increment or hold on both source and
destination address
Two XOR DMAs
•
Useful for RAID application
•
Supports XOR operation on up to eight source
blocks
•
Supports CRC-32 calculation
Cryptographic engine
•
Hardware implementation on encryption and
authentication engines to boost packet processing
speed
•
Dedicated DMA to feed the hardware engines with
data from internal SRAM memory
•
Implements AES, DES and 3DES encryption
algorithms
•
Implements SHA1 and MD5 authentication
algorithms
26 multi-purpose pins dedicated for peripheral
functions and general purpose I/O
•
Each pin can be configured independently
•
GPIO inputs can be used to register interrupts from
external devices and to generate maskable
interrupts
Interrupt controller
•
Maskable interrupts to Feroceon CPU core
•
In endpoint mode, maskable interrupts to the
PCI/PCI Express interfaces
Timers
•
Two general purpose 32-bit timer/counters
•
One 32-bit Watchdog timer
Internal Architecture
•
AHB bus for high-performance, low latency
Feroceon CPU core to DDR SDRAM connectivity
•
Advanced Mbus architecture with any to any
concurrent I/O connectivity
•
Dual port DDR SDRAM controller connectivity to
both AHB and Mbus
Bootable from
•
Device interface
•
PCI interface
•
DDR interface
HSBGA, 23x23 mm, 388L package, 1 mm ball
pitch
Copyright © 2008 Marvell
April 29, 2008, Preliminary
Document Classification: Proprietary Information
Doc. No. MV-S103345-00 Rev. E
Page 5
微控制器 MCU
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
