电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IS61S6432N-133BI

产品描述Cache SRAM, 64KX32, 5ns, CMOS, PBGA119, PLASTIC, BGA-119
产品类别存储   
文件大小132KB,共16页
制造商Integrated Silicon Solution ( ISSI )
下载文档 详细参数 选型对比 全文预览

IS61S6432N-133BI概述

Cache SRAM, 64KX32, 5ns, CMOS, PBGA119, PLASTIC, BGA-119

IS61S6432N-133BI规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
厂商名称Integrated Silicon Solution ( ISSI )
零件包装代码BGA
包装说明PLASTIC, BGA-119
针数119
Reach Compliance Codecompliant
ECCN代码3A991.B.2.A
Is SamacsysN
最长访问时间5 ns
JESD-30 代码R-PBGA-B119
JESD-609代码e0
长度22 mm
内存密度2097152 bit
内存集成电路类型CACHE SRAM
内存宽度32
功能数量1
端子数量119
字数65536 words
字数代码64000
工作模式SYNCHRONOUS
最高工作温度85 °C
最低工作温度-40 °C
组织64KX32
封装主体材料PLASTIC/EPOXY
封装代码BGA
封装形状RECTANGULAR
封装形式GRID ARRAY
并行/串行PARALLEL
峰值回流温度(摄氏度)240
认证状态Not Qualified
座面最大高度2.41 mm
最大供电电压 (Vsup)3.63 V
最小供电电压 (Vsup)3.135 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子面层Tin/Lead (Sn/Pb)
端子形式BALL
端子节距1.27 mm
端子位置BOTTOM
处于峰值回流温度下的最长时间30
宽度14 mm
Base Number Matches1

文档预览

下载PDF文档
IS61S6432N
64K x 32 SYNCHRONOUS
PIPELINE STATIC RAM
FEATURES
• Internal self-timed write cycle
• Individual Byte Write Control and Global Write
• Clock controlled, registered address, data and
control
• Interleaved or linear burst sequence control
using MODE input
• Three chip enables for simple depth expansion
and address pipelining
• Common data inputs and data outputs
• Power-down control by ZZ input
• Single +3.3V power supply
• Two Clock enables and one Clock disable to
eliminate multiple bank bus contention
• Control pins mode upon power-up:
– MODE in interleave burst mode
– ZZ in normal operation mode
These control pins can be connected to GNDQ
or VCCQ to alter their power-up state
• Industrial temperature available
• JEDEC 100-Pin TQFP and 119 Ball BGA pack-
ages
ISSI
PRELIMINARY INFORMATION
JANUARY 2002
®
DESCRIPTION
The
ISSI
IS61S6432N is a high-speed, low-power
synchronous static RAM designed to provide a burstable,
high-performance memory. It is organized as 65,536 words
by 32 bits, fabricated with
ISSI
's advanced CMOS
technology. The device integrates a 2-bit burst counter,
high-speed SRAM core, and high-drive capability outputs
into a single monolithic circuit. All synchronous inputs pass
through registers controlled by a positive-edge-triggered
single clock input.
Write cycles are internally self-timed and are initiated by the
rising edge of the clock input. Write cycles can be from one
to four bytes wide as controlled by the write control inputs.
Separate byte enables allow individual bytes to be written.
BW1
controls DQ1-DQ8,
BW2
controls DQ9-DQ16,
BW3
controls DQ17-DQ24,
BW4
controls DQ25-DQ32,
conditioned by
BWE
being LOW. A LOW on
GW
input would
cause all bytes to be written.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally by the IS61S6432N and controlled by the
ADV
(burst address advance) input pin.
Asynchronous signals include output enable (OE), sleep
mode input (ZZ), clock (CLK) and burst mode input (MODE).
A HIGH input on the ZZ pin puts the SRAM in the power-
down state. When ZZ is pulled LOW (or no connect), the
SRAM normally operates after three cycles of the wake-up
period. A LOW input, i.e., GND
Q
, on MODE pin selects
LINEAR Burst. A V
CCQ
(or no connect) on MODE pin selects
INTERLEAVED Burst.
FAST ACCESS TIME
Symbol
t
KQ
t
KC
Parameter
CLK Access Time
Cycle Time
Frequency
-133
5
7.5
133
-5
5
10
100
Unit
ns
ns
MHz
This document contains PRELIMINARY INFORMATION data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best
possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc.
Integrated Silicon Solution, Inc. • 1-800-379-4774
PRELIMINARY INFORMATION
01/31/02
Rev.
00A
1

IS61S6432N-133BI相似产品对比

IS61S6432N-133BI IS61S6432N-5TQI IS61S6432N-133B IS61S6432N-133TQ IS61S6432N-133TQI IS61S6432N-5B IS61S6432N-5BI IS61S6432N-5TQ
描述 Cache SRAM, 64KX32, 5ns, CMOS, PBGA119, PLASTIC, BGA-119 Cache SRAM, 64KX32, 5ns, CMOS, PQFP100, TQFP-100 Cache SRAM, 64KX32, 5ns, CMOS, PBGA119, PLASTIC, BGA-119 Cache SRAM, 64KX32, 5ns, CMOS, PQFP100, TQFP-100 Cache SRAM, 64KX32, 5ns, CMOS, PQFP100, TQFP-100 Cache SRAM, 64KX32, 5ns, CMOS, PBGA119, PLASTIC, BGA-119 Cache SRAM, 64KX32, 5ns, CMOS, PBGA119, PLASTIC, BGA-119 Cache SRAM, 64KX32, 5ns, CMOS, PQFP100, TQFP-100
是否无铅 含铅 含铅 含铅 含铅 含铅 含铅 含铅 含铅
是否Rohs认证 不符合 不符合 不符合 不符合 不符合 不符合 不符合 不符合
厂商名称 Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI )
零件包装代码 BGA QFP BGA QFP QFP BGA BGA QFP
包装说明 PLASTIC, BGA-119 TQFP-100 PLASTIC, BGA-119 TQFP-100 TQFP-100 PLASTIC, BGA-119 PLASTIC, BGA-119 TQFP-100
针数 119 100 119 100 100 119 119 100
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant compli
ECCN代码 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A
最长访问时间 5 ns 5 ns 5 ns 5 ns 5 ns 5 ns 5 ns 5 ns
JESD-30 代码 R-PBGA-B119 R-PQFP-G100 R-PBGA-B119 R-PQFP-G100 R-PQFP-G100 R-PBGA-B119 R-PBGA-B119 R-PQFP-G100
JESD-609代码 e0 e0 e0 e0 e0 e0 e0 e0
长度 22 mm 20 mm 22 mm 20 mm 20 mm 22 mm 22 mm 20 mm
内存密度 2097152 bit 2097152 bit 2097152 bit 2097152 bit 2097152 bit 2097152 bit 2097152 bit 2097152 bi
内存集成电路类型 CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM
内存宽度 32 32 32 32 32 32 32 32
功能数量 1 1 1 1 1 1 1 1
端子数量 119 100 119 100 100 119 119 100
字数 65536 words 65536 words 65536 words 65536 words 65536 words 65536 words 65536 words 65536 words
字数代码 64000 64000 64000 64000 64000 64000 64000 64000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 85 °C 85 °C 70 °C 70 °C 85 °C 70 °C 85 °C 70 °C
组织 64KX32 64KX32 64KX32 64KX32 64KX32 64KX32 64KX32 64KX32
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 BGA LQFP BGA LQFP LQFP BGA BGA LQFP
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 GRID ARRAY FLATPACK, LOW PROFILE GRID ARRAY FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE GRID ARRAY GRID ARRAY FLATPACK, LOW PROFILE
并行/串行 PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
峰值回流温度(摄氏度) 240 240 240 240 240 240 240 240
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 2.41 mm 1.6 mm 2.41 mm 1.6 mm 1.6 mm 2.41 mm 2.41 mm 1.6 mm
最大供电电压 (Vsup) 3.63 V 3.63 V 3.63 V 3.63 V 3.63 V 3.63 V 3.63 V 3.63 V
最小供电电压 (Vsup) 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V 3.135 V
标称供电电压 (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
表面贴装 YES YES YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 INDUSTRIAL INDUSTRIAL COMMERCIAL COMMERCIAL INDUSTRIAL COMMERCIAL INDUSTRIAL COMMERCIAL
端子面层 Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
端子形式 BALL GULL WING BALL GULL WING GULL WING BALL BALL GULL WING
端子节距 1.27 mm 0.65 mm 1.27 mm 0.65 mm 0.65 mm 1.27 mm 1.27 mm 0.65 mm
端子位置 BOTTOM QUAD BOTTOM QUAD QUAD BOTTOM BOTTOM QUAD
处于峰值回流温度下的最长时间 30 30 30 30 30 30 30 30
宽度 14 mm 14 mm 14 mm 14 mm 14 mm 14 mm 14 mm 14 mm
MSP430中断嵌套机制
(1)430默认的是关闭中断嵌套的,除非你在一个中断程序中再次开总中断EINT。 (2)当进入中断程序时,只要不在中断中再次开中断,刚总中断是关闭的,此时来中断不管是比当前中断的优先级高 ......
Aguilera 微控制器 MCU
LCD单层菜单翻滚的实现
在很多项目中我们都需要菜单,特别是多层菜单应用比较广泛,但是写一个能够很方便移植的多层菜单非常麻烦,我们这里就先研究一下单层菜单的翻滚的实现方式。 下面就以一个例子来说明此菜单的 ......
zhaojun_xf NXP MCU
ARM中断模式(IRQ)和快速中断模式(FIQ)区别比较
概念 IRQ(Interrupt Request):指中断模式。 FIQ(Fast Interrupt Request):指快速中断模式。 IRQ与FIQ是ARM处理器的两种不同编程模式(ARM有7种处理模式)。 转自 http://www.my ......
白丁 ARM技术
分享:基于DSP的人脸识别设计论文
基于DSP的人脸识别设计论文 378359 378358 ...
Jacktang 微控制器 MCU
【设计工具】Xilinx新版FPGA设计工具使FPGA可重复编程
赛灵思(Xilinx)公司推出新版FPGA设计的实时调试和验证软件。该公司的ChipScope Pro 6.2i使FPGA可重复编程,对于逻辑和嵌入式系统的调试可灵活和快速地完成。该软件的主要性能是附加了ATC2核,可 ......
hangsky FPGA/CPLD
国内designhouse清单
本帖最后由 jameswangsynnex 于 2015-3-3 20:00 编辑 请大家继续追加、我会整理出清单。 一、国内TV DESIGN HOUSE: 上海这边的有全景、 奇普、英诺、pixelworks、 trident、ST、高清、 天 ......
maker 消费电子

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2293  485  71  2166  874  24  57  14  7  1 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved