4. The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
5. Stresses greater than those listed under Absolute Maximum Conditions may cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended period may affect reliability.
6. V
DD
/V
DDQ
terminals.
7. All terminals except V
DD
.
8. The RESET# input of the device must be held at V
DD
or V
SS
to ensure proper device operation.
9. All typical values are measured at T
AMB
= 25°C
Document #: 38-07463 Rev. *B
Page 3 of 8
CY2SSTV16859
DC Electrical Specifications
(continued)
Parameter
I
DDD
Description
Condition
VDD
2.7V
Min.
–
Typ.
[9]
30.0
Max.
–
Unit
µA/
clock
MHz
µA/
clock
MHz
/data
input
Ω
Ω
Ω
pF
pF
pF
Dynamic
RESET# = V
DD
, V
I
= V
IH(AC)
or V
IL(AC),
I
O
= 0
operating – clock CLK and CLK# switching 50% duty
cycle
only
Dynamic
operating – per
each data input
RESET# = V
DD
, V
I
= V
IH(AC)
or V
IL(AC),
CLK and CLK# switching 50% duty
cycle. One data input switching at half
clock frequency, 50% duty cycles.
I
OH
= –20 mA
I
OL
= 20 mA
2.7
–
15.0
–
r
OH
r
OL
r
O(∆)
C
i
Output high
Output low
2.3 to 2.7V
2.3 to 2.7V
2.5V
2.5
2.5
2.5
7
7
–
2.5
2.5
2.5
–
–
–
–
–
–
20
20
4
3.5
3.5
3.5
|r
OH
– r
OL
| each I
O
= 20 mA, T
A
= 25°C
separate bit
Data Inputs
CLK and CLK#
RESET#
V
I
= V
REF
+ 310 mV
V
ICR
= 1.25V, V
I(PP)
= 360 mV
V
I
= V
DD
or V
SS
AC Electrical Specifications
V
DD
= 2.5V± 0.2V
Parameter
f
clock
t
w
t
act
t
inact
t
su
t
h
Clock Frequency
Pulse duration, CLK, CLK# high or low
Differential inputs active time (data inputs must be held low after RESET# is taken high).
Differential inputs inactive time (data and clock inputs must be held at valid levels
(not floating) after RESET# is taken low).
Set-up time, fast slew rate
[10, 12]
Set-up time, slow slew rate
[11, 12]
Hold time, fast slew
rate
[10, 12]
[11, 12]
Description
Min.
–
2.0
–
–
0.75
0.9
Data after CLK
↑,
CLK#↓
0.75
0.9
Max.
280
–
22
22
–
–
–
–
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
Data before CLK↑, CLK#↓
Hold time, slow slew rate
Table 2. Switching Characteristics Over Recommended Operating Conditions
[13]
Parameter
f
max
t
PHL
t
PD
RESET#
CLK and CLK#
Q
Q
1.1
From (Input)
To (Output)
V
DD
= 2.5V ± 0.2V
Min.
280
Max.
–
5
2.8
MHz
ns
ns
Unit
Notes:
10. For data signal input slew rate
≥ 1
V/ns.
11. For data signal input slew rate
≥
V/ns and
< 1V/ns.
12. CLK and CLK# signals input slew rates are
≥
1 V/ns.
13. See test circuits and waveforms. TA = 0°C to +85°C.
Document #: 38-07463 Rev. *B
Page 4 of 8
CY2SSTV16859
Output Buffer Characteristics
Table 3. Output Buffer Voltage vs. Current (V/I) Characteristics
射频识别(Radio Frequency Identification，RFID)技术是一种利用无线射频通信实现的非接触式自动识别技术，与目前广泛采用的条形码技术相比，RFID具有容量大、识别距离远、穿透能力强、抗污性强等特点。RFID技术已经发展得比较成熟并获得了大规模商用，但超高频RFID技术相对滞后。本文分析了射频芯片nRF9E5的功能特性，并将其用于RFID系统中，设计了一套有源超高频(...[详细]
国产芯片交流
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
