4. The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
5. Stresses greater than those listed under Absolute Maximum Conditions may cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended period may affect reliability.
6. V
DD
/V
DDQ
terminals.
7. All terminals except V
DD
.
8. The RESET# input of the device must be held at V
DD
or V
SS
to ensure proper device operation.
9. All typical values are measured at T
AMB
= 25°C
Document #: 38-07463 Rev. *B
Page 3 of 8
CY2SSTV16859
DC Electrical Specifications
(continued)
Parameter
I
DDD
Description
Condition
VDD
2.7V
Min.
–
Typ.
[9]
30.0
Max.
–
Unit
µA/
clock
MHz
µA/
clock
MHz
/data
input
Ω
Ω
Ω
pF
pF
pF
Dynamic
RESET# = V
DD
, V
I
= V
IH(AC)
or V
IL(AC),
I
O
= 0
operating – clock CLK and CLK# switching 50% duty
cycle
only
Dynamic
operating – per
each data input
RESET# = V
DD
, V
I
= V
IH(AC)
or V
IL(AC),
CLK and CLK# switching 50% duty
cycle. One data input switching at half
clock frequency, 50% duty cycles.
I
OH
= –20 mA
I
OL
= 20 mA
2.7
–
15.0
–
r
OH
r
OL
r
O(∆)
C
i
Output high
Output low
2.3 to 2.7V
2.3 to 2.7V
2.5V
2.5
2.5
2.5
7
7
–
2.5
2.5
2.5
–
–
–
–
–
–
20
20
4
3.5
3.5
3.5
|r
OH
– r
OL
| each I
O
= 20 mA, T
A
= 25°C
separate bit
Data Inputs
CLK and CLK#
RESET#
V
I
= V
REF
+ 310 mV
V
ICR
= 1.25V, V
I(PP)
= 360 mV
V
I
= V
DD
or V
SS
AC Electrical Specifications
V
DD
= 2.5V± 0.2V
Parameter
f
clock
t
w
t
act
t
inact
t
su
t
h
Clock Frequency
Pulse duration, CLK, CLK# high or low
Differential inputs active time (data inputs must be held low after RESET# is taken high).
Differential inputs inactive time (data and clock inputs must be held at valid levels
(not floating) after RESET# is taken low).
Set-up time, fast slew rate
[10, 12]
Set-up time, slow slew rate
[11, 12]
Hold time, fast slew
rate
[10, 12]
[11, 12]
Description
Min.
–
2.0
–
–
0.75
0.9
Data after CLK
↑,
CLK#↓
0.75
0.9
Max.
280
–
22
22
–
–
–
–
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
Data before CLK↑, CLK#↓
Hold time, slow slew rate
Table 2. Switching Characteristics Over Recommended Operating Conditions
[13]
Parameter
f
max
t
PHL
t
PD
RESET#
CLK and CLK#
Q
Q
1.1
From (Input)
To (Output)
V
DD
= 2.5V ± 0.2V
Min.
280
Max.
–
5
2.8
MHz
ns
ns
Unit
Notes:
10. For data signal input slew rate
≥ 1
V/ns.
11. For data signal input slew rate
≥
V/ns and
< 1V/ns.
12. CLK and CLK# signals input slew rates are
≥
1 V/ns.
13. See test circuits and waveforms. TA = 0°C to +85°C.
Document #: 38-07463 Rev. *B
Page 4 of 8
CY2SSTV16859
Output Buffer Characteristics
Table 3. Output Buffer Voltage vs. Current (V/I) Characteristics
2008年7月9日, CombOLED 研究项目的工作重点是开发出高性价比的生产工艺，以实现有机发光二极管 (OLED) 的量产。欧司朗光电半导体公司固态照明部主管 Bernhard Stapp 表示：“该项目由欧盟提供资金支持，欧司朗负责协调运作，旨在为推行新型照明光源应用创造必要的条件。”这包括采用性价比卓越的方法构建新型元件架构，从而生产出大幅面透明光源。作为 LED 市场的创新推...[详细]
UHF和HF都是一般的技术分类，不过每一类都有独立的支持协议。HF在13.56MHz频段更具有一致性，虽然国际业内行业标准很多。UHF RFID在858-960MHz频段已商业化。同时也有多种国际标准支持，包括EPC global Gen 2。 标签与读写器通过无线链接交换数据。链接可以通过适合任何频段的、具有不同读取范围和抗干扰性的EMF或RF场实现。HF RFID技术主要通过电磁场传送信...[详细]
电源技术
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
