电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MK1728AM-01LF

产品描述Clock Generators & Support Products 2.5V LOW EMI CLOCK GENERATOR
产品类别嵌入式处理器和控制器    微控制器和处理器   
文件大小92KB,共9页
制造商IDT (Integrated Device Technology)
标准
下载文档 详细参数 全文预览

MK1728AM-01LF在线购买

供应商 器件名称 价格 最低购买 库存  
MK1728AM-01LF - - 点击查看 点击购买

MK1728AM-01LF概述

Clock Generators & Support Products 2.5V LOW EMI CLOCK GENERATOR

MK1728AM-01LF规格参数

参数名称属性值
Brand NameIntegrated Device Technology
是否无铅不含铅
是否Rohs认证符合
厂商名称IDT (Integrated Device Technology)
零件包装代码SOIC
包装说明SOIC-8
针数8
制造商包装代码DCG8
Reach Compliance Codeunknown
ECCN代码EAR99
JESD-30 代码R-PDSO-G8
JESD-609代码e3
长度4.9 mm
湿度敏感等级1
端子数量8
最高工作温度70 °C
最低工作温度
最大输出时钟频率36 MHz
封装主体材料PLASTIC/EPOXY
封装代码SOP
封装形状RECTANGULAR
封装形式SMALL OUTLINE
峰值回流温度(摄氏度)260
主时钟/晶体标称频率36 MHz
认证状态Not Qualified
座面最大高度1.75 mm
最大供电电压2.625 V
最小供电电压2.375 V
标称供电电压2.5 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子面层Matte Tin (Sn) - annealed
端子形式GULL WING
端子节距1.27 mm
端子位置DUAL
处于峰值回流温度下的最长时间30
宽度3.9 mm
uPs/uCs/外围集成电路类型CLOCK GENERATOR, OTHER

文档预览

下载PDF文档
DATASHEET
2.5 VOLT LOW EMI CLOCK GENERATOR
Description
The MK1728A-01 generates a low EMI output clock from a
clock or crystal input. Operating at 2.5 V, the part is
designed to dither the LCD interface clock for PDAs,
printers, scanners, modems, copiers, and other
applications. Using IDT’s proprietary mix of analog and
digital Phase-Locked Loop (PLL) technology, the device
spreads the frequency spectrum of the output, reducing the
frequency amplitude peaks by several dB. The
MK1728A-01 offers both centered and down spread from a
high-speed crystal or clock input.
IDT offers many other clocks for computers and computer
peripherals. Consult IDT when you need to remove crystals
and oscillators from your board.
MK1728A-01
Features
Operating voltage of 2.5 V
Packaged in 8-pin SOIC/TSSOP
Provides a spread spectrum (Center and down spread)
clock output
Accepts a clock or crystal input (provides same
frequency dithered output)
Input frequency range of 4 to 36 MHz
Output frequency range of 4 to 36 MHz
(1X Multiplier)
Peak reduction by 8 dB to 16 dB typical on 3rd through
19th odd harmonics
Low EMI feature can be disabled
3.3 V tolerant inputs (S0,S1, FRSEL, X1)
Advanced, low-power CMOS process
Block Diagram
VDD
S1:0
2
PLL Clock
Synthesis
and Spread
Spectrum
Circuitry
X1
Clock Buffer/
Crystal
Oscillator
FRSEL
SSCLK
X1/ICLK
X2
External caps required with crystal for
accurate tuning of the clock
GND
IDT®
2.5 VOLT LOW EMI CLOCK GENERATOR
1
MK1728A-01
REV C 081413

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2560  2159  698  1452  1111  2  48  34  16  59 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved