电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HYM71V32755ALT8-P

产品描述Synchronous DRAM Module, 32MX72, 6ns, CMOS, DIMM-168
产品类别存储    存储   
文件大小237KB,共14页
制造商SK Hynix(海力士)
官网地址http://www.hynix.com/eng/
下载文档 详细参数 选型对比 全文预览

HYM71V32755ALT8-P概述

Synchronous DRAM Module, 32MX72, 6ns, CMOS, DIMM-168

HYM71V32755ALT8-P规格参数

参数名称属性值
厂商名称SK Hynix(海力士)
零件包装代码DIMM
包装说明DIMM, DIMM168
针数168
Reach Compliance Codecompliant
ECCN代码EAR99
访问模式DUAL BANK PAGE BURST
最长访问时间6 ns
其他特性AUTO/SELF REFRESH
最大时钟频率 (fCLK)100 MHz
I/O 类型COMMON
JESD-30 代码R-XDMA-N168
内存密度2415919104 bit
内存集成电路类型SYNCHRONOUS DRAM MODULE
内存宽度72
功能数量1
端口数量1
端子数量168
字数33554432 words
字数代码32000000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织32MX72
输出特性3-STATE
封装主体材料UNSPECIFIED
封装代码DIMM
封装等效代码DIMM168
封装形状RECTANGULAR
封装形式MICROELECTRONIC ASSEMBLY
电源3.3 V
认证状态Not Qualified
刷新周期4096
自我刷新YES
最大待机电流0.036 A
最大压摆率3.6 mA
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)3 V
标称供电电压 (Vsup)3.3 V
表面贴装NO
技术CMOS
温度等级COMMERCIAL
端子形式NO LEAD
端子节距1.27 mm
端子位置DUAL
Base Number Matches1

文档预览

下载PDF文档
32Mx72 bits
PC100 SDRAM Unbuffered DIMM
based on 16Mx8 SDRAM with LVTTL, 4 banks & 4K Refresh
HYM71V32755AT8 Series
DESCRIPTION
The Hynix HYM71V32755AT8 Series are 32Mx72bits ECC Synchronous DRAM Modules. The modules are composed of eighteen
16Mx8bits CMOS Synchronous DRAMs in 400mil 54pin TSOP-II package, one 2Kbit EEPROM in 8pin TSSOP package on a 168pin
glass-epoxy printed circuit board. One 0.22uF and one 0.0022uF decoupling capacitors per each SDRAM are mounted on the PCB.
The Hynix HYM71V32755AT8 Series are Dual In-line Memory Modules suitable for easy interchange and addition of 256Mbytes
memory. The Hynix HYM71V32755AT8 Series are fully synchronous operation referenced to the positive edge of the clock . All inputs
and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high band-
width.
FEATURES
PC100MHz support
168pin SDRAM Unbuffered DIMM
Serial Presence Detect with EEPROM
1.25” (31.75mm) Height PCB with single sided com-
ponents
Single 3.3±0.3V power supply
- 1, 2, 4 or 8 or Full page for Sequential Burst
All device pins are compatible with LVTTL interface
- 1, 2, 4 or 8 for Interleave Burst
Data mask function by DQM
Programmable CAS Latency ; 2, 3 Clocks
SDRAM internal banks : four banks
Module bank : two physical bank
Auto refresh and self refresh
4096 refresh cycles / 64ms
Programmable Burst Length and Burst Type
ORDERING INFORMATION
Part No.
HYM71V32755AT8-8
HYM71V32755AT8-P
HYM71V32755AT8-S
HYM71V32755ALT8-8
HYM71V32755ALT8-P
HYM71V32755ALT8-S
Clock
Frequency
125MHz
100MHz
100MHz
125MHz
100MHz
100MHz
Internal
Bank
Ref.
Power
SDRAM
Package
Plating
Normal
4 Banks
4K
Low Power
TSOP-II
Gold
This document is a general product description and is subject to change without notice. Hynix Semiconductor Inc. does not assume any responsibility for
use of circuits described. No patent licenses are implied.
Rev. 1.5/Dec.
01
2

HYM71V32755ALT8-P相似产品对比

HYM71V32755ALT8-P HYM71V32755ALT8-8 HYM71V32755AT8-8 HYM71V32755AT8-P HYM71V32755ALT8-S HYM71V32755AT8-S
描述 Synchronous DRAM Module, 32MX72, 6ns, CMOS, DIMM-168 Synchronous DRAM Module, 32MX72, 6ns, CMOS, DIMM-168 Synchronous DRAM Module, 32MX72, 6ns, CMOS, DIMM-168 Synchronous DRAM Module, 32MX72, 6ns, CMOS, DIMM-168 Synchronous DRAM Module, 32MX72, 6ns, CMOS, DIMM-168 Synchronous DRAM Module, 32MX72, 6ns, CMOS, DIMM-168
厂商名称 SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士)
零件包装代码 DIMM DIMM DIMM DIMM DIMM DIMM
包装说明 DIMM, DIMM168 DIMM, DIMM168 DIMM, DIMM168 DIMM, DIMM168 DIMM, DIMM168 DIMM, DIMM168
针数 168 168 168 168 168 168
Reach Compliance Code compliant compliant compliant compliant compliant compliant
ECCN代码 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
访问模式 DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST
最长访问时间 6 ns 6 ns 6 ns 6 ns 6 ns 6 ns
其他特性 AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH
最大时钟频率 (fCLK) 100 MHz 125 MHz 125 MHz 100 MHz 100 MHz 100 MHz
I/O 类型 COMMON COMMON COMMON COMMON COMMON COMMON
JESD-30 代码 R-XDMA-N168 R-XDMA-N168 R-XDMA-N168 R-XDMA-N168 R-XDMA-N168 R-XDMA-N168
内存密度 2415919104 bit 2415919104 bit 2415919104 bit 2415919104 bit 2415919104 bit 2415919104 bit
内存集成电路类型 SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE
内存宽度 72 72 72 72 72 72
功能数量 1 1 1 1 1 1
端口数量 1 1 1 1 1 1
端子数量 168 168 168 168 168 168
字数 33554432 words 33554432 words 33554432 words 33554432 words 33554432 words 33554432 words
字数代码 32000000 32000000 32000000 32000000 32000000 32000000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
组织 32MX72 32MX72 32MX72 32MX72 32MX72 32MX72
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
封装主体材料 UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED
封装代码 DIMM DIMM DIMM DIMM DIMM DIMM
封装等效代码 DIMM168 DIMM168 DIMM168 DIMM168 DIMM168 DIMM168
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY
电源 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
刷新周期 4096 4096 4096 4096 4096 4096
自我刷新 YES YES YES YES YES YES
最大待机电流 0.036 A 0.036 A 0.036 A 0.036 A 0.036 A 0.036 A
最大压摆率 3.6 mA 3.6 mA 3.6 mA 3.6 mA 3.6 mA 3.6 mA
最大供电电压 (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
最小供电电压 (Vsup) 3 V 3 V 3 V 3 V 3 V 3 V
标称供电电压 (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
表面贴装 NO NO NO NO NO NO
技术 CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子形式 NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD
端子节距 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL
Base Number Matches 1 1 1 1 1 1
8255初始化问题
我现在在进行8255的初始化 左边是89S51 右边是8255(下面是连接情况) P00-P07--------------------D0-D7 P20--------------------------A0 P21--------------------------A1 P27-- ......
hconfeng 嵌入式系统
【我给xilinx资源中心做贡献】Spartan-3配置接口
Spartan-3配置接口1)接口电压 a..配置口和JTAG接口采用LVCOMS25标准,最小驱动为12毫安,快速翻转率。 b..这些用于配置的I/O口和用户I/O一样可以承受3.3V输入 c..用户I/O/配置双用管脚(如D ......
wanghongyang FPGA/CPLD
无线摄像头简析
关键字:无线摄像头 众所周知,一个监控系统里需要布设大量的各种各样的线材。一方面耗去了大量的人力,另一方面也消耗了大量的铜和塑料。真是劳命伤财,浪费资源,也于环保的理念相违 ......
gzycxfj 工业自动化与控制
时钟分频的好资料
498895 ...
至芯科技FPGA大牛 FPGA/CPLD
CPLD程序烧写问题
请问各位高手,我烧写完CPLD程序后,电路突然变大,成了100多mA,但显示程序烧写成功,连上电路后,工作电流也高于正常值20多mA,想知道是CPLD被烧坏了么,可是电路工作正常,除了电流有些大以 ......
xiaxuedehai FPGA/CPLD
【BBB 四轴】电调进度汇报
这个电调实际上已经比进度delay了很长时间了,一方面最近确实比较忙,另一方面对电调认识不足,耽误了好长时间。 电调选用的是TI的LM3S5K31的MCU,但是这个MCU的模拟比较器只有两路,而BLDCM的 ......
azhiking DSP 与 ARM 处理器

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1136  94  393  288  1353  23  2  8  6  28 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved