Datasheet> 器件分类 > 嵌入式处理器和控制器> 微控制器和处理器> L-FW322-06-DB

文档预览

L-FW322-06-DB: 产品描述Serial I/O Controller, 2 Channel(s), 50MBps, CMOS, PQFP120, LEAD FREE, TQFP-120; 产品类别嵌入式处理器和控制器微控制器和处理器; 文件大小960KB，共92页; 制造商Broadcom(博通)

下载文档详细参数选型对比全文预览

L-FW322-06-DB概述

Serial I/O Controller, 2 Channel(s), 50MBps, CMOS, PQFP120, LEAD FREE, TQFP-120

L-FW322-06-DB规格参数

参数名称	属性值
包装说明	LFQFP, QFP120,.63SQ,16
Reach Compliance Code	compliant
地址总线宽度	32
边界扫描	NO
总线兼容性	PCI
最大时钟频率	24.5785 MHz
最大数据传输速率	50 MBps
外部数据总线宽度	32
JESD-30 代码	S-PQFP-G120
JESD-609代码	e3
长度	14 mm
低功率模式	YES
串行 I/O 数	2
端子数量	120
最高工作温度	70 °C
最低工作温度
封装主体材料	PLASTIC/EPOXY
封装代码	LFQFP
封装等效代码	QFP120,.63SQ,16
封装形状	SQUARE
封装形式	FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度（摄氏度）	250
电源	3.3 V
认证状态	Not Qualified
座面最大高度	1.6 mm
最大供电电压	3.6 V
最小供电电压	3 V
标称供电电压	3.3 V
表面贴装	YES
技术	CMOS
温度等级	COMMERCIAL
端子面层	MATTE TIN
端子形式	GULL WING
端子节距	0.4 mm
端子位置	QUAD
处于峰值回流温度下的最长时间	40
宽度	14 mm
uPs/uCs/外围集成电路类型	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

Data Sheet, Rev. 1

December 2005

™

FW322 06 1394a

PCI PHY/Link Open Host Controller Interface

Features

1394a-2000 OHCI link and PHY core function in a

single device:

— Single-chip link and PHY enable smaller, simpler,

more efficient motherboard and add-in card

designs

— Enables lower system costs

— Leverages proven 1394a-2000 PHY core design

— Demonstrated compatibility with current

Microsoft

Windows

drivers and common appli-

cations

— Demonstrated interoperability with existing, as

well as older, 1394 consumer electronics and

peripherals products

— Feature-rich implementation for high perfor-

mance in common applications

— Supports low-power system designs (CMOS

implementation, power management features)

— Provides LPS, LKON, and CNA outputs to sup-

port legacy power management implementations

OHCI:

— Complies with the 1394

OHCI 1.1 Specification

— OHCI 1.0 backwards compatible—configurable

via EEPROM to operate in either OHCI 1.0 or

OHCI 1.1 mode

— Complies with

Microsoft Windows

logo program

system and device requirements

— Listed on

Windows

hardware compatibility list

http://www.microsoft.com/windows/catalog/

— Compatible with

Microsoft Windows

and

MacOS

operating systems

— 4 Kbyte isochronous transmit FIFO

— 2 Kbyte asynchronous transmit FIFO

— 4 Kbyte isochronous receive FIFO

— 2 Kbyte asynchronous receive FIFO

— Dedicated asynchronous and isochronous

descriptor-based DMA engines

— Eight isochronous transmit contexts

— Eight isochronous receive contexts

— Prefetches isochronous transmit data

— Supports posted write transactions

— Supports parallel processing of incoming phys-

ical read and write requests

— Supports notification (via interrupt) of a failed

— May be used without an EEPROM when the sys-

tem BIOS is programmed with the EEPROM con-

tents.

1394a-2000 PHY core:

— Compliant with

IEEE

1394a-2000,

Standard for

a High Performance Serial Bus

(Supplement)

— Provides two fully compliant cable ports, each

supporting 400 Mbits/s, 200 Mbits/s, and

100 Mbits/s traffic

— Supports extended BIAS_HANDSHAKE time for

enhanced interoperability with camcorders

— While unpowered and connected to the bus, will

not drive TPBIAS on a connected port even if

receiving incoming bias voltage on that port

— Does not require external filter capacitor for PLL

— Supports link-on as a part of the internal

PHY core-link interface

— 25 MHz crystal oscillator and internal PLL

provide a 50 MHz internal link-layer controller

clock as well as transmit/receive data at

100 Mbits/s, 200 Mbits/s, and 400 Mbits/s.

— Interoperable across 1394 cable with 1394 phys-

ical layers (PHY core) using 5 V supplies

— Provides node power-class information signaling

for system power management

— Supports ack-accelerated arbitration and fly-by

concatenation

— Supports arbitrated short bus reset to improve

utilization of the bus

— Fully supports suspend/resume

— Supports connection debounce

— Supports multispeed packet concatenation

— Supports PHY pinging and remote PHY access

packets

— Reports cable power fail interrupt when voltage

at CPS pin falls below 7.5 V

— Provides separate cable bias and driver termina-

tion voltage supply for each port

Link:

— Cycle master and isochronous resource

manager capable

— Supports 1394a-2000 acceleration features

FW322 06 1394a

PCI PHY/Link Open Host Controller Interface

Data Sheet, Rev. 1

December 2005

Table of Contents

Contents

Page

Features ................................................................................................................................................................... 1

Other Features....................................................................................................................................................6

FW322 Functional Overview .................................................................................................................................... 6

FW322 Functional Description ................................................................................................................................. 6

PCI Core .............................................................................................................................................................7

OHCI Data Transfer............................................................................................................................................8

OHCI Isochronous Data Transfer .......................................................................................................................8

Isochronous Register Access .............................................................................................................................9

OHCI Asynchronous Data Transfer ....................................................................................................................9

Asynchronous Register Access ..........................................................................................................................9

Link Core ..........................................................................................................................................................11

PHY Core..........................................................................................................................................................13

Pin Information ....................................................................................................................................................... 15

Internal Registers ................................................................................................................................................... 22

PCI Configuration Registers .............................................................................................................................22

Vendor ID Register ...........................................................................................................................................24

Device ID Register............................................................................................................................................24

PCI Command Register....................................................................................................................................25

PCI Status Register ..........................................................................................................................................26

Class Code and Revision ID Registers.............................................................................................................27

Latency Timer and Cache Line Size Register ..................................................................................................28

Header Type and BIST Register.......................................................................................................................28

OHCI Base Address Register ...........................................................................................................................29

CardBus Base Address Register ......................................................................................................................30

CIS Pointer .......................................................................................................................................................30

PCI Subsystem Identification Register .............................................................................................................31

PCI Power Management Capabilities Pointer Register ....................................................................................31

Interrupt Line and Pin Register .........................................................................................................................32

MIN_GNT and MAX_LAT Register...................................................................................................................32

PCI OHCI Control Register...............................................................................................................................33

Capability ID and Next Item Pointer Register ...................................................................................................33

Power Management Capabilities Register........................................................................................................34

Power Management Control and Status Register ............................................................................................35

Power Management CSR PCI-to-PCI Bridge Support Extensions ...................................................................36

Power Management Data .................................................................................................................................36

CardBus Function Registers (CardBusN = 0)...................................................................................................36

OHCI Registers.................................................................................................................................................37

OHCI Version Register .....................................................................................................................................40

GUID ROM Register .........................................................................................................................................41

Asynchronous Transmit Retries Register .........................................................................................................41

CSR Data Register ...........................................................................................................................................42

CSR Compare Register ....................................................................................................................................42

CSR Control Register .......................................................................................................................................42

Configuration ROM Header Register................................................................................................................43

Bus Identification Register ................................................................................................................................44

Bus Options Register........................................................................................................................................44

GUID High Register ..........................................................................................................................................45

GUID Low Register...........................................................................................................................................45

Configuration ROM Mapping Register..............................................................................................................46

Posted Write Address Low Register .................................................................................................................47

Posted Write Address High Register ................................................................................................................47

Agere Systems Inc.

Data Sheet, Rev. 1

December 2005

FW322 06 1394a

PCI PHY/Link Open Host Controller Interface

Table of Contents

(continued)

Contents

Page

Vendor ID Register ...........................................................................................................................................47

Host Controller Control Register.......................................................................................................................48

SelfID Buffer Pointer Register...........................................................................................................................50

SelfID Count Register .......................................................................................................................................50

Isochronous Receive Multiple Channel Mask High (IRMultiChanMaskHi) Register.........................................51

Isochronous Receive Multiple Channel Mask Low (IRMultiChanMaskLo) Register .........................................51

Interrupt Event (IntEvent) Register ...................................................................................................................52

Interrupt Mask (IntMask) Register ....................................................................................................................54

Isochronous Transmit Interrupt Event (isoXmitIntMask) Register ....................................................................56

Isochronous Transmit Interrupt Mask (isoXmitIntMask) Register .....................................................................57

Isochronous Receive Interrupt Event (isoRecvIntEvent) Register....................................................................58

Isochronous Receive Interrupt Mask (isoRecvIntMask) Register .....................................................................59

Fairness Control Register .................................................................................................................................59

Link Control Register ........................................................................................................................................60

Node Identification Register..............................................................................................................................61

PHY Core Layer Control Register.....................................................................................................................62

Isochronous Cycle Timer Register....................................................................................................................62

Asynchronous Request Filter High Register.....................................................................................................63

Asynchronous Request Filter Low Register......................................................................................................63

Physical Request Filter High Register ..............................................................................................................64

Physical Request Filter Low Register ...............................................................................................................64

Asynchronous Context Control Register...........................................................................................................65

Asynchronous Context Command Pointer Register .........................................................................................66

Isochronous Transmit Context Control (IT DMA ContextControl) Register ......................................................67

Isochronous Transmit Context Command Pointer Register .............................................................................68

Isochronous Receive Context Control (IR DMA ContextControl) Register.......................................................69

Isochronous Receive Context Command Pointer Register ..............................................................................70

Isochronous Receive Context Match (IR DMA ContextMatch) Register ..........................................................71

FW322 Vendor-Specific Registers....................................................................................................................72

Isochronous DMA Control.................................................................................................................................72

Asynchronous DMA Control .............................................................................................................................73

Link Options......................................................................................................................................................74

Internal Register Configuration ...............................................................................................................................75

PHY Core Register Map ...................................................................................................................................75

PHY Core Register Fields.................................................................................................................................76

Crystal Selection Considerations............................................................................................................................ 81

Load Capacitance.............................................................................................................................................81

Adjustment to Crystal Loading..........................................................................................................................81

Crystal/Board Layout ........................................................................................................................................81

Serial EEPROM Interface....................................................................................................................................... 82

ac Characteristics of Serial EEPROM Interface Signals ........................................................................................ 82

NAND Tree Testing ................................................................................................................................................ 85

Solder Reflow and Handling ................................................................................................................................... 87

Absolute Maximum Voltage/Temperature Ratings ................................................................................................. 87

Electrical Characteristics ........................................................................................................................................ 88

Timing Characteristics ............................................................................................................................................ 90

Outline Diagrams.................................................................................................................................................... 91

120-Pin TQFP...................................................................................................................................................91

Ordering Information............................................................................................................................................... 91

Agere Systems Inc.

FW322 06 1394a

PCI PHY/Link Open Host Controller Interface

Data Sheet, Rev. 1

December 2005

Table of Contents

(continued)

Figure

Page

Figure 1. . FW322 Conceptual Block Diagram ........................................................................................................ 6

Figure 2. . PCI Core Block Diagram ........................................................................................................................ 7

Figure 3. . OHCI Core Block Diagram ..................................................................................................................... 8

Figure 4. . Link Core Block Diagram ...................................................................................................................... 11

Figure 5. . The PHY Core Block Diagram .............................................................................................................. 12

Figure 6. . Pin Assignments for the FW322 06 ...................................................................................................... 15

Figure 7. . Crystal Circuitry .................................................................................................................................... 81

Figure 8. . Bus Timing ........................................................................................................................................... 83

Figure 9. . Write Cycle Timing ............................................................................................................................... 83

Figure 10. . Data Validity ....................................................................................................................................... 83

Figure 11. . Start and Stop Definition .................................................................................................................... 84

Figure 12. . Output Acknowledge .......................................................................................................................... 84

Figure 13. Nand Tree Logic Structure ................................................................................................................... 86

Table

Page

Table 1. Pin Descriptions ....................................................................................................................................... 16

Table 2. Bit-Field Access Tag Description ............................................................................................................. 22

Table 3. PCI Configuration Register Map, CardBusN = 1 ..................................................................................... 22

Table 4. PCI Configuration Register Map, CardBusN = 0 ..................................................................................... 23

Table 5. PCI Command Register Description ........................................................................................................ 25

Table 6. PCI Status Register ................................................................................................................................. 26

Table 7. Class Code and Revision ID Register Description .................................................................................. 27

Table 8. Latency Timer and Class Cache Line Size Register Description ........................................................... 28

Table 9. Header Type and BIST Register Description .......................................................................................... 28

Table 10. OHCI Base Address Register Description ............................................................................................. 29

Table 11. CardBus Base Address Register Description ........................................................................................ 30

Table 12. PCI Subsystem Identification Register Description ............................................................................... 31

Table 13. Interrupt Line and Pin Register Description ........................................................................................... 32

Table 14. MIN_GNT and MAX_LAT Register Description ..................................................................................... 32

Table 15. PCI OHCI Control Register Description ................................................................................................. 33

Table 16. Capability ID and Next Item Pointer Register Description ..................................................................... 33

Table 17. Power Management Capabilities Register Description ......................................................................... 34

Table 18. Power Management Control and Status Register Description .............................................................. 35

Table 19 Power Management Data Register Description ..................................................................................... 36

Table 20. OHCI Register Map ............................................................................................................................... 37

Table 21. OHCI Version Register Description ....................................................................................................... 40

Table 22. GUID ROM Register Description ........................................................................................................... 41

Table 23. Asynchronous Transmit Retries Register Description ........................................................................... 41

Table 24. CSR Data Register Description ............................................................................................................. 42

Table 25. CSR Compare Register Description ...................................................................................................... 42

Table 26. CSR Control Register Description ........................................................................................................ 42

Table 27. Configuration ROM Header Register Description ................................................................................. 43

Table 28. Bus Identification Register Description .................................................................................................. 44

Table 29. Bus Options Register Description .......................................................................................................... 44

Table 30. GUID High Register Description ............................................................................................................ 45

Table 31. GUID Low Register Description ............................................................................................................. 45

Table 32. Configuration ROM Mapping Register Description ................................................................................ 46

Table 33. Posted Write Address Low Register Description ................................................................................... 47

Table 34. Posted Write Address High Register Description .................................................................................. 47

Table 35. Vendor ID Register Description ............................................................................................................. 47

Agere Systems Inc.

Data Sheet, Rev. 1

December 2005

FW322 06 1394a

PCI PHY/Link Open Host Controller Interface

Table of Contents

(continued)

Table

Page

Table 36. Host Controller Control Register Description ......................................................................................... 48

Table 37. SelfID Buffer Pointer Register Description ............................................................................................ 50

Table 38. SelfID Count Register Description ......................................................................................................... 50

Table 39. Isochronous Receive Channel Mask High Register Description ........................................................... 51

Table 40. Isochronous Receive Channel Mask Low Register Description ............................................................ 51

Table 41. Interrupt Event Register Description ...................................................................................................... 52

Table 42. Interrupt Mask Register Description ...................................................................................................... 54

Table 43. Isochronous Transmit Interrupt Event Register Description .................................................................. 56

Table 44. Isochronous Transmit Interrupt Event Description ................................................................................ 57

Table 45. Isochronous Receive Interrupt Event Description ................................................................................. 58

Table 46. Fairness Control Register Description ................................................................................................... 59

Table 47. Link Control Register Description ......................................................................................................... 60

Table 48. Node Identification Register Description ............................................................................................... 61

Table 49. PHY Core Layer Control Register Description ...................................................................................... 62

Table 50. Isochronous Cycle Timer Register Description ..................................................................................... 62

Table 51. Asynchronous Request Filter High Register Description ....................................................................... 63

Table 52. Asynchronous Request Filter Low Register Description ....................................................................... 63

Table 53. Physical Request Filter High Register Description ................................................................................ 64

Table 54. Physical Request Filter Low Register Description ................................................................................. 64

Table 55. Asynchronous Context Control Register Description ........................................................................... 65

Table 56. Asynchronous Context Command Pointer Register Description ........................................................... 66

Table 57. Isochronous Transmit Context Control Register Description ................................................................ 67

Table 58. Isochronous Transmit Context Command Pointer Register Description ............................................... 68

Table 59. Isochronous Receive Context Control Register Description .................................................................. 69

Table 60. Isochronous Receive Context Command Pointer Register Description ................................................ 70

Table 61. Isochronous Receive Context Match Register Description ................................................................... 71

Table 62. FW322 Vendor-Specific Registers Description ..................................................................................... 72

Table 63. Isochronous DMA Control Registers Description .................................................................................. 72

Table 64. Asynchronous DMA Control Registers Description ............................................................................... 73

Table 65. Link Options Register Description ......................................................................................................... 74

Table 66. PHY Core Register Map ........................................................................................................................ 75

Table 67. PHY Core Register Fields ..................................................................................................................... 76

Table 68. PHY Core Register Page 0: Port Status Page ...................................................................................... 78

Table 69. PHY Core Register Port Status Page Fields ........................................................................................ 79

Table 70. PHY Core Register Page 1: Vendor Identification Page ....................................................................... 80

Table 71. PHY Core Register Vendor Identification Page Fields .......................................................................... 80

Table 72. ac Characteristics of Serial EEPROM Interface Signals ....................................................................... 82

Table 73. NAND Tree Testing ............................................................................................................................... 85

Table 74. Absolute Maximum Ratings ................................................................................................................... 87

Table 75. Analog Characteristics ........................................................................................................................... 88

Table 76. Driver Characteristics ............................................................................................................................ 89

Table 77. Device Characteristics ........................................................................................................................... 89

Table 78. Switching Characteristics ...................................................................................................................... 90

Table 79. Clock Characteristics ............................................................................................................................. 90

Agere Systems Inc.

L-FW322-06-DB相似产品对比

	L-FW322-06-DB	FW32206
描述	Serial I/O Controller, 2 Channel(s), 50MBps, CMOS, PQFP120, LEAD FREE, TQFP-120	Serial I/O Controller, 2 Channel(s), 50MBps, CMOS, PQFP120, TQFP-120
包装说明	LFQFP, QFP120,.63SQ,16	LFQFP, QFP120,.63SQ,16
Reach Compliance Code	compliant	compliant
地址总线宽度	32	32
边界扫描	NO	NO
总线兼容性	PCI	PCI
最大时钟频率	24.5785 MHz	24.5785 MHz
最大数据传输速率	50 MBps	50 MBps
外部数据总线宽度	32	32
JESD-30 代码	S-PQFP-G120	S-PQFP-G120
JESD-609代码	e3	e0
长度	14 mm	14 mm
低功率模式	YES	YES
串行 I/O 数	2	2
端子数量	120	120
最高工作温度	70 °C	70 °C
封装主体材料	PLASTIC/EPOXY	PLASTIC/EPOXY
封装代码	LFQFP	LFQFP
封装等效代码	QFP120,.63SQ,16	QFP120,.63SQ,16
封装形状	SQUARE	SQUARE
封装形式	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度（摄氏度）	250	225
电源	3.3 V	3.3 V
认证状态	Not Qualified	Not Qualified
座面最大高度	1.6 mm	1.6 mm
最大供电电压	3.6 V	3.6 V
最小供电电压	3 V	3 V
标称供电电压	3.3 V	3.3 V
表面贴装	YES	YES
技术	CMOS	CMOS
温度等级	COMMERCIAL	COMMERCIAL
端子面层	MATTE TIN	TIN LEAD
端子形式	GULL WING	GULL WING
端子节距	0.4 mm	0.4 mm
端子位置	QUAD	QUAD
处于峰值回流温度下的最长时间	40	30
宽度	14 mm	14 mm
uPs/uCs/外围集成电路类型	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL
Base Number Matches	1	1

推荐资源

采用长时间定时集成电路RS6445C构成间歇振荡器

哥DIY的不是手机，是寂寞超强悍DELL手机: 这应该是DELL笔记本的病毒视频营销，还是蛮有趣的。 http://player.youku.com/player.php/sid/XMTQxODcyMzMy/v.swf...; soso 无线连接

MAX232真奇怪: 前段时间用串口给STC芯片下载程序，但是怎么搞程序都烧不进去，而且在我点击download时MAX3232发出吱吱的响声，芯片瞬间发烫。后来上网查资料，有网友谈到这个国产MAX3232（CSE）的问题，后来我 ......; asdfjkl12345 嵌入式系统

MP3维修思路: 一.不开机不找盘原因 1.更换66EP(1.5V稳压管).例:918 2.程序丢失,重升级.如:918 802 3.晶振不良,脱焊,假焊,晶振坏 4.开关坏,不良 5.电源断裂,二极管坏 6.USB坏,不良,USB内部短路 7.电池 ......; zhuxl 消费电子

ATmega88v编程提示初始化失败怎么解决？: ATmega88v（AVR）单片机编程提示初始化失败怎么解决？ ...; wqp 单片机

原来真的有工程师鼓励师这种职业！: 最近人事给我们爆出一个劲爆消息，单位要招聘——工程师鼓励师！希望有她们的存在大幅改进了大家的工作效率，提高工作动力！谁的坛友的单位也有工程师鼓励师，晒图看看，平时她们的日常工作 ......; AnyMax 聊聊、笑笑、闹闹

Xilinx DDS Compiler IP核使用问题，用过的高手来看一下: 我要在FPGA中做数字正交，故此要用到DDS IP核，5.0版本的，但是研究了两天始终无法产生比较满意的正玄波，用ChipScope采到的波形要不是就是像下图这种，要不就是一些比较混乱的，反正不是比较正 ......; zzggxx007 FPGA/CPLD

2007年中国RFID市场回顾与展望

　　【提要】 2007年中国RFID市场回顾与展望:政府项目仍然是RFID应用的推动力；超高频RFID标准制定取得突破；NFC新兴应用市场将会逐渐兴起。　　政府项目仍然是RFID应用的推动力　　2007年，在政府主导项目的拉动下，中国RFID市场依旧保持了快速增长。主要体现在身份识别领域应用继续保持领先地位，其中二代身份证的继续集中发放依然是RFID应用的最大市场。与2006年相比...[详细]
英飞凌首超意法瑞萨工业份额排名第一

　　据市场调研公司Semicast最近发表的研究报告，英飞凌（Infineon）首次在工业市场排名第一，超过了意法半导体（ST）和瑞萨（Renesas）科技。　　据这项反映2007年市场状况的研究报告，英飞凌的市场份额从上一年的6.4%上升到7.5%。意法半导体的份额则从7.8%降至7.0%。瑞萨科技的市场份额从5.4%提高到6.5%。德州仪器（TI）的市场从5.7%上升到6.3%，但它的排...[详细]
手机无线芯片出货量放缓但前景可期

　　市场研究集团Forward Concepts通过对WSTS的最新半导体出货量统计数据进行分析，认为尽管出现了手机芯片的出货量放缓现象，但对统计的数据表示质疑。　　手机专用DSP和RISC芯片的五月份出货量比四月份增加了8%，从去年五月份累计增长率为47%。　　Forward Concepts的总裁Will Strauss同时也指出，WSTS的报告称用于无线设备的DSP五月份出货量比四...[详细]
未来五年中国UHFRFID市场增长率达82.8%

据 IDC 最新发布的报告《中国 RFID 行业解决方案市场 2007-2011 年预测与分析》显示， 2006 年 RFID 跨行业应用总体市场规模为 24.2 亿元 ( 约 3.02 亿美元 ) ，涵盖的应用领域包括供应链、人员、财产、车辆管理，门禁控制、防伪、动物识别等，其中超高频 RFID 应用市场规模占 RFID 总体应用规模的 10....[详细]
CSR首次在全球公开展示手机蓝牙低功耗技术

CSR 公司日前首次在球公开展示了手机采用 CSR BlueCore7 芯片的蓝牙低功耗技术。此次在旧金山召开的蓝牙技术联盟医疗工作组会议上展示了一套体重计和一个温度传感器，它们通过蓝牙低功耗技术与手机相联接。这是迈向建立标准化低功耗无线技术方向的重要一步，并强化了 CSR 推动蓝牙低功耗产品开发的承诺，特别是针对医疗领域的各种应用。蓝牙技术联盟有望于 2009 年一季度最终采...[详细]
台湾晶圆厂登陆将进一步开放政策最快9月出台

　　马英九7月10日表示，晶圆厂赴大陆投资会进一步开放。这是否意味包括晶圆制程朝90纳米及十二英寸晶圆厂近期将可望解禁？台当局“经济部投审会”表示，“经济部”正在研议中，还未决定开放范围，预计八月会紧锣密鼓邀集相关单位及业者协商，晶圆产业进一步开放的具体政策最快九月才会宣布。　　据台湾中广新闻网报道，马英九支持对合理且必要的高科技业，进一步开放登陆投资。这番话被解读目前开放八英寸晶圆及0.1...[详细]
基于nRF9E5的有源超高频RFID系统设计

射频识别(Radio Frequency Identification，RFID)技术是一种利用无线射频通信实现的非接触式自动识别技术，与目前广泛采用的条形码技术相比，RFID具有容量大、识别距离远、穿透能力强、抗污性强等特点。RFID技术已经发展得比较成熟并获得了大规模商用，但超高频RFID技术相对滞后。本文分析了射频芯片nRF9E5的功能特性，并将其用于RFID系统中，设计了一套有源超高频(...[详细]
基于SiC集成技术的生物电信号采集方案

　　人体信息监控是一个新兴的领域，人们设想开发无线脑电图(EEG)监控设备来诊断癫痫病人，可穿戴的无线EEG能够极大地改善病人的活动空间，并最终通过因特网实现家庭监护。这样的无线EEG系统已经有了，但如何将他们的体积缩小到病人可接受的程度还是一个不小的挑战。本文介绍采用IMEC的SiC技术，它的开发重点是进一步缩小集成后的EEG系统体积以及将低功耗处理技术、无线通信技术和能量提取技术整合起来，在...[详细]
仿真人型机器人正在快速发展之中

　　最近我在芝加哥参观了Robots和Vision展览。尽管展厅的大部分都是优良的工业机器人应用，但在仿真仿真人型机器人领域取得的进步确实照亮了可做灵巧动作的机器人的未来。　　美国国家航空和宇宙航行局(NASA)的Michael Lutomski在开展第一天的主题演讲中对航天机器人Robonaut进行了一番颇有诱惑力的介绍。该航天机器人是NASA Johnson航天中心机器人系统科技部与美国国...[详细]
采用MCU的简化脉搏血氧仪集成设计

　　脉搏血氧仪是一种用于监视病人血氧饱和度的非浸入式仪器，它正受益于从昂贵的分立元件解决方案转向更高集成度的设计。但是，集成意味着需要就采用哪种处理架构做出艰难抉择。　　脉搏血氧仪依赖于脉搏强度或脉动流来进行测量，因此被监视的区域内必须具有良好的血流，而任何阻滞都可能造成测量误差。脉搏血氧仪还能连带计算出脉搏频率，因此大多数脉搏血氧仪都具有这项功能。典型脉搏血氧仪的测量范围介于70%－100...[详细]
正电子发射计算机断层成像(PE)

　　医疗成像正在取得显著进步。正电子发射计算机断层成像有助于检查患者体内的组织活动。ST提供从分立器件到32位数字处理器和存储器的广泛产品组合，帮助进一步加强磁共振成像应用。以下结构方块图可帮助您在众多推荐的适用产品中进行选择。 ...[详细]
手持医疗设备供电

　　当医疗设备的应用范围由医院扩展到紧急应变和家庭医疗环境时，它的移动性将由多种因素所决定。此外，在医院内的医疗设备也经常需要电池的支持，以方便患者在不同的病房中转移。　　而且，在生育高峰期出生的人们已步入了老年，他们仍然希望四处活动，这就为传统固定设备的便携应用创造了需求，这些设备能够方便患病老年人的活动。它们包括了诊断仪器，如除纤维颤动器、超声设备和血分析仪；还有面向患者的设备，包括胰岛...[详细]
世界首块高血压病基因诊断芯片问世

　　日前，由中南大学周宏灏院士领衔、历经20余年研制的“个体化药物治疗基因诊断芯片和试剂盒系列产品”，通过了市科技局组织的验收。据专家介绍，该芯片是世界上首块可指导高血压病个体化药物治疗的基因芯片。　　项目组专家刘利辉告诉记者，个体化药物治疗基因诊断芯片在攻克高血压诊治难关后，开始向恶性肿瘤、糖尿病等对诊断和用药要求精细的疾患发起总攻。病人就医时，携带存储有药物代谢及药物疗效相关的个体基因“...[详细]
合理布局是IC产业未来健康发展的关键

　　我国IC(集成电路)产业地区间发展差异显著，企业分布相对集中在北京(京津环渤海)、上海(长三角)和深圳(珠三角)三个地区。中西部地区IC产业在西安、成都、武汉等市的带动下正在迅速崛起。近年来，在相关政策推动下，IC产业集群效应日益显现，在北京、大连、上海、杭州、深圳、珠海以及中西部个别城市，初步形成了一批初具规模和各具特色的IC产业群。但同时，我们也发现在各地的产业园区和集成电路产业基地的建...[详细]
工程师们如何设计新一代自动化测试系统

　　绪论：自动化测试系统的设计挑战　　测试管理人员和工程师们为了保证交付到客户手中的产品质量和可靠性，在各种应用领域(从设计验证，经终端产品测试，到设备维修诊断)都采用自动化测试系统。他们使用自动测试系统执行简单的“通过”或“失败”测试，或者通过它执行一整套的产品特性测试。由于设计周期后期产品瑕疵检测的成本呈上升趋势，自动化测试系统迅速地成为产品开发流程中一个重要的部分。这篇“设计下一代...[详细]

器件捷径: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多