DCDC Converter
25A Highly Integrated SupIRBuck®
Single-Input Voltage, Synchronous
Buck Regulator
SupIRBuck
IR3847
®
FEATURES
Single 5V to 21V application
Wide Input Voltage Range from 1.5V to 21V with
external Vcc
Output Voltage Range: 0.6V to 0.86*PVin
0.5% accurate Reference Voltage
Enhanced line/load regulation with Feed-Forward
Programmable Switching Frequency up to
1.5MHz
Internal Digital Soft-Start
Enable input with Voltage Monitoring Capability
Remote Sense Amplifier with True Differential
Voltage Sensing
Thermally compensated current limit and Hiccup
Mode Over Current Protection
Smart LDO to enhance efficiency
Vp for tracking applications and sequencing
Vref is available externally to enable margining
External synchronization with Smooth Clocking
Dedicated output voltage sensing for power good
indication and overvoltage protection which
remains active even when Enable is low.
Enhanced Pre-Bias Start up
Body Braking to improve transient
Integrated MOSFET drivers and Bootstrap diode
Thermal Shut Down
Post Package trimmed rising edge dead-time
Programmable Power Good Output with tracking
Small Size 5mm x 6mm PQFN
o
o
Operating Junction Temp: -40 C<Tj<125 C
Lead-free, Halogen-free and RoHS Compliant
DESCRIPTION
The IR3847 SupIRBuck is an easy-to-use, fully
integrated and highly efficient DC/DC regulator. The
onboard PWM controller and MOSFETs make IR3847
a space-efficient solution, providing accurate power
delivery for low output voltage and high current
applications.
IR3847 is a versatile regulator which offers
programmability of switching frequency and current
limit while operating in wide input and output voltage
range.
The switching frequency is programmable from 300
kHz to 1.5MHz for an optimum solution.
It also features important protection functions, such as
Over Voltage Protection (OVP), Pre-Bias startup,
hiccup current limit and thermal shutdown to give
required system level security in the event of fault
conditions.
APPLICATIONS
Netcom Applications
Embedded Telecom Systems
Server Application
Distributed Point of Load Power Architectures
Storage Applications
ORDERING INFORMATION
Base Part
Number
IR3847
Package Type
PQFN 5mm x 6mm
Standard Pack
Orderable Part
Number
IR3847MTRPBF
Form
Tape and Reel
Quantity
4000
IR3847
PBF
TR
M
Lead Free
Tape and Reel
Package Type
1
Rev 3.7
May 17, 2016
IR3847
BASIC APPLICATION
5.0V<Vin<21V
Vp
Vcc/
LDO_out
PGood
PGood
Rt/SYNC
Enable
Vref
Gnd
Vin PVin
Boot
SW
OCSet
Vsns
RS+
RS-
RSo
Fb
Comp
Vo
PGnd
Figure 1: IR3847 Basic Application Circuit
Figure 2: Efficiency [Vin=12V, Fsw=600kHz]
PIN DIAGRAM
5mm X 6mm POWER QFN
Top View
PGnd
26
SW
25
24 SW
23 SW
PVin 1
32
SW
22 SW
21 SW
27
PGnd
NC
28
33
NC
NC
30
29
PGnd
20 SW
31
NC
19 NC
18 VCC/LDO_out
17 Vin
16 PGD
15 Vp
Boot 2
Enable 3
Rt/Sync 4
OCset 5
6
7
8
9
10
11 12 13
14
Vsns
Comp
PGnd
2
Rev 3.7
LGnd
RS+
RSo
Vref
RS-
FB
May 17, 2016
IR3847
FUNCTIONAL BLOCK DIAGRAM
Vin
Smart
LDO
DCM
VCC
THERMAL
SHUTDOWN
UVcc
UVcc
TSD
FAULT
CONTROL
VCC/
LDO_out
LGnd
Comp
Vp
Vref
VREF
0.6V
+
+
E/A
+
-
Vref
Vp
UVcc
OC
POR
OV
Boot
FAULT
PVin
HDrv
FB
FB
OVER
VOLTAGE
POR
HDin
LDin
CLK
DRIVER
+
BODY
BRAKING
CONTROL
LDrv
SW
Vsns
Intl_SS
POR
FAULT
Enable
UVEN
UVcc
RS-
RS+
-
+
DIGITAL
SOFT
START
UVEN
POR
POR
Vp
VREF
FB
PVin
SSOK
ZC
CONTROL
LOGIC
OC
PGnd
ZERO CROSSING
COMPARATOR
OVER CURRENT
OCset
DCM
RSo
Rt/Sync
PGD
Figure 3: IR3847 Simplified Block Diagram
3
Rev 3.7
May 17, 2016
IR3847
PIN DESCRIPTIONS
PIN #
1
2
3
4
PIN NAME
PVin
Boot
Enable
Rt/Sync
PIN DESCRIPTION
Input voltage for power stage. Bypass capacitors between PVin and
PGND should be connected very close to this pin and PGND; also forms
input to feedforward block
Supply voltage for high side driver
Enable pin to turning on and off the IC.
Use an external resistor from this pin to LGND to set the switching
frequency, very close to the pin. This pin can also be used for external
synchronization.
Current limit setpoint. This pin allows the trip point to be set to one of
three possible settings by either floating this pin, tying it to VCC or tying it
to PGnd.
Sense pin for OVP and PGood
Inverting input to the error amplifier. This pin is connected directly to the
output of the regulator or to the output of the remote sense amplifier, via
resistor divider to set the output voltage and provide feedback to the
error amplifier.
Output of error amplifier. An external resistor and capacitor network is
typically connected from this pin to FB to provide loop compensation.
Remote Sense Amplifier Output
Power ground. This pin should be connected to the system’s power
ground plane. Bypass capacitors between PVin and PGND should be
connected very close to PVIN pin (pin 1) and this pin.
Signal ground for internal reference and control circuitry.
Remote Sense Amplifier input. Connect to ground at the load.
Remote Sense Amplifier input. Connect to output at the load.
External reference voltage can be used for margining operation. A
capacitor between 100pF and 180pF should be connected between this
pin and LGnd. Tie to LGnd for tracking function.
Used for voltage sequencing and tracking. Leave open if sequencing or
tracking is not needed, ensuring that there is no capacitor on the pin.
Power Good status pin. Output is open drain. Connect a pull up resistor
from this pin to VCC.
Input Voltage for LDO.
Bias Voltage for IC and driver section, output of LDO. Add a minimum of
4.7uF bypass cap from this pin to PGnd.
No Connect
5
6
OCset
Vsns
7
FB
8
9
10, 26, 27,
29
11
12
13
14
15
16
17
18
19, 28, 30,
31, 33
20, 21, 22,
23, 24, 25,
32
4
COMP
RSo
PGND
LGND
RS-
RS+
Vref
Vp
PGD
Vin
VCC/LDO_out
NC
SW
Switch node. This pin is connected to the output inductor.
Rev 3.7
May 17, 2016
IR3847
ABSOLUTE MAXIMUM RATINGS
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device.
These are stress ratings only and functional operation of the device at these or any other conditions beyond those
indicated in the operational sections of the specifications are not implied.
PVin
Vin
VCC
SW
BOOT
BOOT to SW
Input/Output pins
RS+, RS-, RSo, PGD, Enable, OCset
PGND to LGND, RS- to LGND
Junction Temperature Range
Storage Temperature Range
Machine Model
ESD
Human Body Model
Charged Device Model
Moisture Sensitivity level
RoHS Compliant
-0.3V to 25V
-0.3V to 25V
-0.3V to 8V (Note 1)
-0.3V to 25V (DC), -4V to 25V (AC, 100ns)
-0.3V to 33V
-0.3V to VCC + 0.3V (Note 2)
-0.3V to 3.9V
-0.3V to 8V (Note 1)
-0.3V to + 0.3V
-40°C to 150°C
-55°C to 150°C
Class A
Class 1C
Class III
JEDEC Level 2 @ 260°C
Yes
Note:
1. VCC must not exceed 7.5V for Junction Temperature between -10°C and -40°C.
2. Must not exceed 8V.
THERMAL INFORMATION
Thermal Resistance, Junction to Case (θ
JC_TOP
)
Thermal Resistance, Junction to PCB (θ
JB
)
Thermal Resistance, Junction to Ambient (θ
JA
) (Note 3)
31.5°C/W
2.41°C/W
14.7°C/W
Note:
3. Thermal resistance (θ
JA
) is measured with components mounted on a high effective thermal conductivity
test board in free air.
5
Rev 3.7
May 17, 2016
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
