NJG1522KB2
SPDT SWITCH GaAs MMIC
nGENERAL
DESCRIPTION
NJG1522KB2 is a GaAs SPDT switch suited for RF
receiving circuit of cellular phone handsets.
This switch features very low loss, high isolation and
exhibits wide operating frequency range from 50MHz to
3.0GHz at low voltage of 2.5V.
The ultra small & ultra thin FLP6 package is applied.
nPACKAGE
OUTLINE
NJG1522KB2
nFEATURES
lSingle
low voltage control
lLow
insertion loss
lHigh
isolation
lHandling
power
lLow
current consumption
lUltra
small & ultra thin package
+2.5~+6.5V
0.3dB typ. @f=1GHz, P
in
=0dBm
0.5dB typ. @f=2GHz, P
in
=0dBm
27dB typ. @f=1~2GHz, P
in
=0dBm
20dBm max. @f=2GHz, V
CTL
=2.7V
8uA
typ. @f=2GHz, P
in
=10dBm
FLP6-B2 (Mount Size: 2.1x2.0x0.75mm)
nPIN
CONFIGURATION
KB2 Type
Top view
1
6
5
Orientation Mark
Pin connection
1.P1
2.GND
3.P2
4.V
CTL2
5.PC
6.V
CTL1
2
3
4
nTRUTH
TABLE
“H”=V
CTL (H),
“L”=V
CTL (L)
V
CTL1
V
CTL2
PC-P1
PC-P2
H
L
ON
OFF
L
H
OFF
ON
L
L
Insertion Loss=17dB
P1 Return Loss=-2dB
Insertion Loss=17dB
P2 Return Loss=-2dB
H
H
Insertion Loss=18dB
P1 Return Loss=-2dB
Insertion Loss=18dB
P2 Return Loss=-2dB
NOTE: The values in the table are typical value of insertion loss and return loss.
-1-
NJG1522KB2
nTERMINAL
INFORMATION
No.
1
SYMBOL
P1
2
GND
3
P2
4
V
CTL2
5
PC
6
V
CTL1
DESCRIPTIONS
RF port. This port is connected with PC port by controlling 6
th
pin (V
CTL (H)
)
to 2.5~6.5V and 4
th
pin(V
CTL(L)
) to -0.2~+0.2V. An external capacitor is
required to block the DC bias voltage of internal circuit. (50~100MHz:
0.01uF, 0.1~0.5GHz: 1000pF, 0.5~2.5GHz: 56pF)
Ground terminal. Please connect this terminal with ground plane as close
as possible for excellent RF performance.
RF port. This port is connected with PC port by controlling 4
th
pin(V
CTL(H)
)
th
to 2.5 – 6.5V and 6 pin(V
CTL(L)
) to -0.2~+0.2V. An external capacitor is
required to block the DC bias voltage of internal circuit. (50~100MHz:
0.01uF, 0.1~0.5GHz: 1000pF, 0.5~2.5GHz: 56pF)
Control port 2. The voltage of this port controls PC to P2 state. The ‘ON’
and ‘OFF’ state is toggled by controlling voltage of this terminal such as
high-state (2.5~6.5V) or low-state (-0.2~+0.2V). The voltage of 6
th
pin
have to be set to opposite state. The bypass capacitor has to be chosen
to reduce switching time delay from 10pF~1000pF range.
Common RF port. In order to block the DC bias voltage of internal circuit,
an external capacitor is required. (50~100MHz: 0.01uF, 0.1~0.5GHz:
1000pF, 0.5~2.5GHz: 56pF)
Control port 1. The voltage of this port controls PC to P2 state. The ‘ON’
and ‘OFF’ state is toggled by controlling voltage of this terminal such as
high-state (2.5~6.5V) or low-state (-0.2~+0.2V). The voltage of 4
th
pin
have to be set to opposite state. The bypass capacitor has to be chosen
to reduce switching time delay from 10pF~1000pF range.
-3-
NJG1522KB2
nELECTRICAL
CHARACTERISTICS
(0.1~3.0GHz, with Application circuit, Losses of external circuit are excluded)
PC-P2 Insertion Loss vs. Frequency
0
(V
CTL1
=0V,V
CTL2
=2.7V,Pin=0dBm)
0
PC-P1 Insertion Loss vs. Frequency
(V
CTL1
=2.7V,V
CTL2
=0V,Pin=0dBm)
-0.4
Insertion Loss (dB)
Insertion Loss (dB)
-0.4
-0.8
-0.8
-1.2
-1.2
-1.6
-1.6
-2
0
0.5
1
1.5
2
2.5
3
Frequency (GHz)
-2
0
0.5
1
1.5
2
2.5
3
Frequency (GHz)
PC-P1 Isolation vs. Frequency
0
(V
CTL1
=0V,V
CTL2
=2.7V,Pin=0dBm)
0
PC-P2 Isolation vs. Frequency
(V
CTL1
=2.7V,V
CTL2
=0V,Pin=0dBm)
-10
-10
Isolation (dB)
-20
Isolation (dB)
0
0.5
1
1.5
2
2.5
3
-20
-30
-30
-40
-40
-50
Frequency (GHz)
-50
0
0.5
1
1.5
2
2.5
3
Frequency (GHz)
PC-P1 VSWR vs. Frequency
(V
3
CTL1
P1-PC VSWR vs. Frequency
(V
3
CTL1
=2.7V,V
CTL2
=0V,PC port)
=2.7V,V
CTL2
=0V,P1 port)
2.6
2.6
2.2
VSWR
VSWR
1.8
2.2
1.8
1.4
1.4
1
0
0.5
1
1.5
2
2.5
3
Frequency (GHz)
1
0
0.5
1
1.5
2
2.5
3
Frequency (GHz)
-4-
NJG1522KB2
nELECTRICAL
CHARACTERISTICS
(with application circuit, without DC Blocking Capacitor, Losses of external circuit are excluded)
P2-PC VSWR vs. Frequency
3
(V
CTL1
=0V,V
CTL2
=2.7V,P2 port)
Pin vs. Pout, ICTL and Loss
30
12
2.6
10
25
Output Power (dBm)
P-1dB=24.6dBm
8
ICTL (uA)
ICTL
2.2
VSWR
20
Pout
P-1dB
6
1.8
4
15
2
loss
1.4
1
0
0.5
1
1.5
2
2.5
3
Frequency (GHz)
10
10
15
20
Input Power (dBm)
25
30
0
Switching Speed
(V
CTL (L)
=0V, V
CTL (H)
=2.7V)
625mV
VCTL
21.4n
RF
Insertion Loss vs. Ambient Temperature
1
(PC-P1 port, fin=2GHz, VCTL(L)=0V)
VCTL=2.5V
VCTL=2.7V
VCTL=3.0V
VCTL=3.5V
VCTL=5.0V
VCTL=6.5V
0.8
Insertion Loss (dB)
100mV
/div
0.6
Trig’d
0.4
0.2
-375mV
-13.8nF
10ns/div
86.2nF
0
-50
0
50
Ambient Temperature (
o
C)
100
Isolation vs. Ambient Temperature
30
ICTL vs. Ambient Temperature
35
30
25
20
15
10
5
(PC-P1 port, fin=1GHz, VCTL(L)=0V)
(PC-P1 port, fin=1GHz, VCTL(L)=0V)
VCTL=2.5V
VCTL=2.7V
VCTL=3.0V
VCTL=3.5V
VCTL=5.0V
VCTL=6.5V
25
Isolation (dB)
20
VCTL=2.5V
VCTL=2.7V
VCTL=3.0V
VCTL=3.5V
VCTL=5.0V
VCTL=6.5V
Control Current (uA)
15
-50
0
50
Ambient Temperature (
o
C)
100
0
-50
0
50
Ambient Temperature (
o
C)
100
-5-
Linux开发
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
