NJM3517
STEPPER MOTOR CONTROLLER / DRIVER
s
GENERAL DESCRIPTION
NJM3517 is a stepper motor controller/driver, which requires
minimum of external components and drive currents up to 500mA.
The NJM3517 is suited for applications requiring least-possible RFI.
Operating in a bi-level drive mode can increase motor performance;
high voltage pulse is applied to the motor winding at the beginning
of a step, in order to give a rapid rise of current.
s
FEATURES
• Internal complete driver and phase logic
• Continuous-output current
2 x 350mA
NJM3517D2
NJM3517E2
s
PACKAGE OUTLINE
• Half- and full-step mode generation
• LS-TTL-compatible inputs
• Bi-level drive mode for high step rates
• Voltage-doubling drive possibilities
• Half-step position-indication output
• Minimal RFI
•
Packages
DIP16 / EMP16
s
BLOCK DIAGRAM
V
CC
V
SS
NJM3517
POR
RC
Mono
F-F
L
A
L
B
STEP
DIR
HSM
INH
O
A
O
B
Phase
Logic
P
A
P
B2
P
B
P
B1
P
A2
P
A1
GND
Figure 1. Block diagram
NJM3517
s
PIN CONFIGURATIONS
P
B2
1
P
B1
2
GND
3
P
A1
4
P
A2
5
DIR
6
STEP
7
Ø
B
8
16
V
CC
15
V
SS
14
L
B
P
B2
1
P
B1
2
GND
3
P
A1
4
P
A2
5
DIR
6
16
V
CC
15
V
SS
NJM
3517D2
13
L
A
12
R
C
11
INH
10
HSM
9
Ø
A
NJM
3517E2
14
L
B
13
L
A
12
R
C
11
INH
10
HSM
9
Ø
A
STEP
7
Ø
B
8
Fugure 2.Pin configurations
s
PIN DESCRIPTION
DIP
EMP-pack.
Symbol
Description
1
2
3
4
5
6
7
8
9
10
1
2
3
4
5
6
7
8
9
10
P
B2
P
B1
GND
P
A1
P
A2
DIR
STEP
ØB
ØA
HSM
Phase output 2, phase B. Open collector output capable of sinking max 500 mA.
Phase output 1, phase B. Open collector output capable of sinking max 500 mA.
Ground and negative supply for both V
CC
and V
SS
.
Phase output 1, phase A.
Phase output 2, phase A.
Direction input. Determines in which rotational direction steps will be taken.
Stepping pulse. One step is generated for each negative edge of the step signal.
Zero current half step position indication output for phase B.
Zero current half step position indication output for phase A.
Half-step mode. Determines whether the motor will be operated in half or full-step
mot. When pulled low, one step pulse will correspond to a half step of the motor.
11
12
13
14
15
16
11
12
13
14
15
16
INH
RC
LA
LB
V
SS
V
CC
A high level on the inhibit input turns all phase output off.
Bi-level pulse timing pin. Pulse time is approximately t
on
= 0.55 • R
T
• C
T
Second level (bi-level) output, phase A.
Second level (bi-level) output, Phase B.
Second level supply voltage, +10 to +40 V.
Logic supply voltage, nominally +5 V.
NJM3517
s
FUNCTIONAL DESCRIPTION
The circuit, NJM3517, is a high performance motor driver, intended to drive a stepper motor in a unipolar, bi-level
way. Bi-level means that during the first time after a phase shift, the voltage across the motor is increased to a
second voltage supply, V
SS
, in order to obtain a more-rapid rise of current, see figure 25.
The current starts to rise toward a value which is many times greater than the rated winding current. This com-
pensates for the loss in drive current and loss of torque due to the back emf of the motor.
After a short time, t
On
, set by the monostable, the bi-level output is switched off and the winding current flows from
the V
MM
supply, which is chosen for rated winding current. How long this time must be to give any increase in
performance is determined by V
SS
voltage and motor data, the L/R time-constant.
In a low-voltage system, where high motor performance is needed, it is also possible to double the motor voltage
by adding a few external components, see figure 4.
The time the circuit applies the higher voltage to the motor is controlled by a monostable flip-flop and determined
by the timing components R
T
and C
T
.
The circuit can also drive a motor in traditional unipolar way.
An inhibit input (INH) is used to switch off the current completely.
s
LOGIC INPUTS
All inputs are LS-TTL compatible. If any of the logic inputs are left open, the circuit will accept it as a HIGH level.
NJM3517 contains all phase logic necessary to control the motor in a proper way.
STEP — Stepping pulse
One step is generated for each negative edge of the STEP signal. In half-step mode, two pulses will be required to
move one full step. Notice the set up time, t
s
, of DIR and HSM signals. These signals must be latched during the
negative edge of STEP, see timing diagram, figure 6.
V
SS
V
MM
+ 5V
+
+
+
D3
NJM3517
C
5
V
SS
15
C
3
V
CC
C
4
D2
D1
V
CC
16
R11
PQR
RC
12
R10
CMOS, TTL-LS
Input / Output-Device
Mono
F-F
13
L
A
R9
STEP
CW / CCW
HALF / FULL STEP
NORMAL /INHIBIT
(Optional Sensor)
R8
R
T
C
T
STEP
DIR
HSM
INH
O
A
O
B
7
6
10
11
9
8
14
L
B
MOTOR
Phase
Logic
P
A
1
P
B2
P
B1
P
A2
P
A1
D3-D6
2
5
4
P
B
3
GND
GND
D3-D6 are
UF 4001 or
BYV 27
trr < 100 ns
GND (V
MM
,V
SS
)
GND (V
CC
)
Figure 3.
Typical
application
V
MM
+ 5V
+
+
R1
C
4
V
SS
15
NJM3517
C
3
V
CC
D1
V
CC
16
R10
PQR
Q1
RC
12
CMOS, TTL-LS
Input / Output-Device
Mono
F-F
13
L
A
C1
+
R9
STEP
CW / CCW
HALF / FULL STEP
NORMAL /INHIBIT
(Optional Sensor)
R8
R
T
C
T
STEP
DIR
HSM
INH
O
A
O
B
7
6
10
11
9
8
14
L
B
Q3
R2
Phase
Logic
P
A
1
P
B2
P
B1
P
A2
P
A1
Equal to
Phase A
R4
1/2 MOTOR
R12
Q5
Q6
R13
P
B
2
5
4
R5
3
GND
GND
GND (V
CC
)
GND (V
MM
,V
SS
)
Figure 4.
Voltage
doubling with
external
transistors
NJM3517
DIR — Direction
DIR determines in which direction steps will be taken. Actual direction depends on motor and motor connections.
DIR can be changed at any time, but not simultaneously with STEP, see timing diagram, figure 6.
HSM determines whether the motor will be controlled in full-step or half-step mode. When pulled low, a step-
pulse will correspond to a half step of the motor. HSM can be changed at any time, but not simultaneously with
STEP, see timing diagram, figure 6.
INH — Inhibit
A HIGH level on the INH input,turns off all phase outputs to reduce current consumption.
s
RESET
An internal Power-On Reset circuit connected to V
cc
resets the phase logic and inhibits the outputs during power
up, to prevent false stepping.
s
OUTPUT STAGES
The output stage consists of four open-collector transistors. The second high-voltage supply contains Darlington
transistors.
s
PHASE OUTPUT
The phase outputs are connected directly to the motor as shown in figure 3.
s
BI-LEVEL TECHNIQUE
The bi-level pulse generator consists of two monostables with a common RC network.
The internal phase logic generates a trigger pulse every time the phase changes state. The pulse triggers its own
monostable which turns on the output transistors for a precise period of time:
t
On
= 0.55 • C
T
• R
T
.
See pulse diagrams, figures 7 through 11.
s
BIPOLAR PHASE LOGIC OUTPUT
The Ø
A
and Ø
B
outputs are generated from the phase logic and inform an external device if the A phase or the B
phase current is internally inhibited. These outputs are intended to support if it is legal to correctly go from a half-
step mode to a full-step mode without loosing positional information.
The NJM3517 can act as a controller IC for 2 driver ICs, the NJM3770A. Use P
A1
and P
B1
for phase control, and
Ø
A
and Ø
B
for I
0
and I
1
control of current turnoff.
NJM3517
s
ABSOLUTE MAXIMUM RATINGS
Parameter
Pin No.
Symbol
Min
Max
Unit
Voltage
Logic supply
Second suppl
Logic input
Current
Phase output
Second-level output
Logic input
The zero output
Temperature
Operating junction temperature
Storage temperature
Power Dissipation (Package Data)
Power dissipation at T
a
= 25°C, DIP package. Note 2.
Power dissipation, EMP package. Note 3.
16
15
6, 7, 10, 11
V
CC
V
SS
V
I
I
P
I
L
I
I
I
Ο
T
j
T
Stg
P
D
P
D
0
0
-0.3
7
45
6
V
V
V
1, 2, 4, 5
13, 14
6, 7, 10, 11
8, 9
0
-500
-10
-
500
0
6
mA
mA
mA
mA
°C
°C
-40
-55
+150
+150
-
-
1.6
1.3
W
W
s
RECOMMENDED OPERATING CONDITIONS
Parameter
Symbol
Min
Typ
Max
Unit
Logic supply voltage
Second-level supply voltage
Phase output current
Second-level output current
Operating junction temperature
Set up time
Step pulse duration
V
CC
V
SS
I
P
I
L
T
J
t
s
t
p
4.75
10
0
-350
-20
400
800
5
-
-
-
-
-
-
5.25
40
350
0
+125
-
-
V
V
mA
mA
°C
ns
ns
I
SS
t
r
V
I
t
f
I
CC
NJM3517
V
CC
16
V
SS
15
V
LCE Sat
HSM
or
DIR
t
STEP
POR
RC
12
Mono
F-F
13
L
A
I
L
14
V
SS
V
CC
STEP
DIR
I
I
I
IL
I
IH
HSM
INH
O
A
V
I
V
IL
V
IH
V
OCE Sat
3
O
B
7
6
10
11
9
8
L
B
I
LL
Phase
Logic
P
A
1
P
B2
P
B1
P
A2
P
A1
I
P
I
PL
V
L
I
P
t
P
B
2
5
4
V
PCE Sat
GND
V
P
t
s
t
p
t
d
t
Figure 5. Definition of symbols
Figure 6. Timing diagram
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
