NM24C04U/NM24C05U – 4K-Bit Serial EEPROM 2-Wire Bus Interface
Connection Diagrams
Dual-in-Line Package (N), SO Package (M8), and TSSOP Package (MT8)
NC
A1
A2
VSS
1
2
3
4
8
7
VCC
NC
SCL
SDA
DS800008-2
NM24C04U
6
5
Top View
See Package Number N08E, M08A, and MTC08
Pin Names
A1,A2
V
SS
SDA
SCL
NC
V
CC
Device Address Inputs
Ground
Serial Data I/O
Serial Clock Input
No Connection
Power Supply
Dual-in-Line Package (N), SO Package (M8), and TSSOP Package (MT8)
NC
A1
A2
VSS
1
2
3
4
8
7
VCC
WP
SCL
SDA
DS800008-3
NM24C05U
6
5
Top View
See Package Number N08E, M08A, and MTC08
Pin Names
NC
A1,A2
V
SS
SDA
SCL
WP
V
CC
No Connection
Device Address Inputs
Ground
Serial Data I/O
Serial Clock input
Write Protect
Power Supply
2
NM24C04U/NM24C05U Rev. C.1
www.fairchildsemi.com
NM24C04U/NM24C05U – 4K-Bit Serial EEPROM 2-Wire Bus Interface
Ordering Information
NM
24
C
XX
U
F
LZ
E
XX
Package
Letter
N
M8
MT8
None
V
E
Blank
L
LZ
Description
8-pin DIP
8-pin SOIC
8-pin TSSOP
0 to 70°C
-40 to +125°C
-40 to +85°C
4.5V to 5.5V
2.7V to 5.5V
2.7V to 5.5V and
<1µA Standby Current
100KHz
400KHz
CS100UL Process
4K
4K with Write Protect
CMOS Technology
Total Array Write Protect
IIC
Fairchild Non-Volatile
Memory
Temp. Range
Voltage Operating Range
SCL Clock Frequency
Blank
F
Ultralite
Density
04
05
C
W
Interface
24
NM
3
NM24C04U/NM24C05U Rev. C.1
www.fairchildsemi.com
NM24C04U/NM24C05U – 4K-Bit Serial EEPROM 2-Wire Bus Interface
Product Specifications
Absolute Maximum Ratings
Ambient Storage Temperature
All Input or Output Voltages
with Respect to Ground
Lead Temperature
(Soldering, 10 seconds)
ESD Rating
–65°C to +150°C
6.5V to –0.3V
+300°C
2000V min.
Operating Conditions
Ambient Operating Temperature
NM24C04U/05U
NM24C04UE/05UE
NM24C04UV/05UV
Positive Power Supply
NM24C04U/05U
NM24C04UL/05UL
NM24C04ULZ/05ULZ
0°C to +70°C
-40°C to +85°C
-40°C to +125°C
4.5V to 5.5V
2.7V to 5.5V
2.7V to 5.5V
Standard V
CC
(4.5V to 5.5V) DC Electrical Characteristics
Symbol
Parameter
Test Conditions
Min
I
CCA
I
SB
I
LI
I
LO
V
IL
V
IH
V
OL
Active Power Supply Current
Standby Current
Input Leakage Current
Output Leakage Current
Input Low Voltage
Input High Voltage
Output Low Voltage
I
OL
= 3 mA
f
SCL
= 400 KHz
f
SCL
= 100 KHz
V
IN
= GND or V
CC
V
IN
= GND to V
CC
V
OUT
= GND to V
CC
–0.3
V
CC
x 0.7
Limits
Typ
(Note 1)
0.2
10
0.1
0.1
Units
Max
1.0
50
1
1
V
CC
x 0.3
V
CC
+ 0.5
0.4
mA
µA
µA
µA
V
V
V
Low V
CC
(2.7V to 5.5V) DC Electrical Characteristics
Symbol
Parameter
Test Conditions
Min
I
CCA
I
SB
Active Power Supply Current f
SCL
= 400 KHz
f
SCL
= 100 KHz
Standby Current
V
IN
= GND
or V
CC
V
CC
= 2.7V - 4.5V
V
CC
= 2.7V - 4.5V
V
CC
= 4.5V - 5.5V
Limits
Typ
(Note 1)
0.2
1
0.1
10
0.1
0.1
Units
Max
1.0
10
1
50
1
1
V
CC
x 0.3
V
CC
+ 0.5
0.4
mA
µA
µA
µA
µA
µA
V
V
V
I
LI
I
LO
V
IL
V
IH
V
OL
Input Leakage Current
Output Leakage Current
Input Low Voltage
Input High Voltage
Output Low Voltage
V
IN
= GND to V
CC
V
OUT
= GND to V
CC
–0.3
V
CC
x 0.7
I
OL
= 3 mA
Capacitance
T
A
= +25°C, f = 100/400 KHz, V
CC
= 5V
(Note 2)
Symbol
C
I/O
C
IN
Test
Input/Output Capacitance (SDA)
Input Capacitance (A0, A1, A2, SCL)
Conditions
V
I/O
= 0V
V
IN
= 0V
Max
8
6
Units
pF
pF
Note 1:
Typical values are T
A
= 25°C and nominal supply voltage (5V).
Note 2:
This parameter is periodically sampled and not 100% tested.
4
NM24C04U/NM24C05U Rev. C.1
www.fairchildsemi.com
NM24C04U/NM24C05U – 4K-Bit Serial EEPROM 2-Wire Bus Interface
AC Conditions of Test
Input Pulse Levels
Input Rise and Fall Times
Input & Output Timing Levels
Output Load
V
CC
x 0.1 to V
CC
x 0.9
10 ns
V
CC
x 0.5
1 TTL Gate and C
L
= 100 pF
Read and Write Cycle Limits (Standard and Low V
CC
Range 2.7V - 5.5V)
Symbol
f
SCL
T
I
Parameter
SCL Clock Frequency
Noise Suppression Time Constant at
SCL, SDA Inputs (Minimum V
IN
Pulse width)
SCL Low to SDA Data Out Valid
Time the Bus Must Be Free before
a New Transmission Can Start
Start Condition Hold Time
Clock Low Period
Clock High Period
Start Condition Setup Time
(for a Repeated Start Condition)
Data in Hold Time
Data in Setup Time
SDA and SCL Rise Time
SDA and SCL Fall Time
Stop Condition Setup Time
Data Out Hold Time
Write Cycle Time - NM24C04U/05U
- NM24C04U/05UL, NM24C04U/05ULZ
100 KHz
Min
Max
100
100
0.3
4.7
4.0
4.7
4.0
4.7
0
250
1
300
4.7
300
10
15
3.5
400 KHz
Min
Max
400
50
0.1
1.3
0.6
1.5
0.6
0.6
0
100
0.3
300
0.6
50
10
15
0.9
Units
KHz
ns
µs
µs
µs
µs
µs
µs
µs
ns
µs
ns
µs
ns
ms
t
AA
t
BUF
t
HD:STA
t
LOW
t
HIGH
t
SU:STA
t
HD:DAT
t
SU:DAT
t
R
t
F
t
SU:STO
t
DH
t
WR
(Note 3)
Note 3:
The write cycle time (t
WR
) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. During the write cycle, the
NM24C04U/05U bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resistor, and the device does not respond to its slave address.
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
