Dual DVB-C2/C/T/S/S2 Digital TV Demodulator
Description
The Si21602 integrates two separate high-performance
DVB-C2, DVB-C, DVB-T, DVB-S, and DVB-S2 digital
demodulators into a single compact package for terrestrial,
cable, and satellite TV standards. Leveraging Silicon Labs'
proven digital demodulation architecture, each embedded
demodulator achieves excellent reception performance for
each media while significantly minimizing front-end design
complexity and cost. Connecting the Si21602 to both a dual
terrestrial/cable TV tuner, and a dual satellite tuner, results in
a high-performance and cost optimized TV front-end solution.
Silicon Labs' internally developed DVB-C2 demodulator can
accept a standard IF (36 MHz) or low-IF input (differential)
and support all modes specified by the DVB-C2 standard. The
main features of the DVB-C2 mode are 4096-QAM, 6 or 8
MHz bandwidth, management of notch insertion (broadband
and narrowband), and support of multiple data slices and
PLPs. The DVB-T and DVB-C demodulators are enhanced
versions of proven and broadly used Si2167/68/69 Silicon
Labs devices.
The satellite demodulation functionality allows demodulating
widely deployed DVB-S, DIRECTV™ (DSS) legacy
standards, and new generation DVB-S2 (AMC compliant)
satellite broadcasts. A zero-IF interface allows for a seamless
connection to market proven satellite silicon tuners.
The Si21602 offers an on-chip blind scanning algorithm for
DVB-S/S2 and DVB-C standards (as well as blind lock). It
also integrates two DiSEqC™ 2.0 LNB interfaces for satellite
dish control and, for each satellite demodulator, an equalizer
to compensate for echoes in long cable feeds from the LNB to
the satellite tuner RF input.
The Si21602 embeds two independent programmable
transport stream interfaces which provide a flexible range of
output modes and are fully compatible with all MPEG
decoders or conditional access modules to support any
customer application.
Si21602
Features
-
DVB-C2 (ETSI EN 302 769)
-
16-QAM to 4096-QAM OFDM demodulation
-
6 MHz and 8 MHz bandwidth, Notch management
-
DVB-C (ETSI EN 300 429) and ITU J.83 Annex A/B/C
-
QAM demodulator and FEC decoder
-
1 to 7.2 MSymbol/s
-
DVB-T (ETSI EN 300 744)
-
OFDM demodulator and enhanced FEC decoder
-
NorDig Unified 2.4 and D-Book 7 V2 compliant
-
-DVB-S2 (ETSI EN 302 307 and TR102-376)
-
1 to 45 MSymbol/s
-
DVB-S and DSS
-
QPSK demodulator and enhanced FEC decoder
-
1 to 45 MSymbol/s
-
LDPC and BCH decoding for C2 and S2 standards
-
Dual DiSEqC™ 2.x interface, Unicable support
-
Enhanced immunity to co-channel interferers
-
I
2
C serial bus interfaces (master and host)
-
Dual independent differential IF input for T/C tuners and
-
-
-
-
-
-
-
differential ZIF I/Q inputs for satellite tuners
GPIOs and multi-purpose ports (two per demodulator)
Firmware control for upgradeability
Separate flexible TS interfaces with serial or parallel
outputs
Fast lock times for all standards, including DVB-T2
Only two power supplies: 1.2 and 3.3 V
8x8 mm, QFN-68 pin package, Pb-free/RoHS compliant
Pin-to-pin and API compatible with all dual demodulator
family: Si216x2
Multi-receiver iDTV: on-board or in a NIM
Advanced multimedia PVR STBs
PC-TV accessories
PVR, DVD, and Blu-Ray disc recorders
Applications
-
-
-
-
1.2, 3.3V
MP_A_A
MP_C_A
S_ADC_IP_A
S_ADC_IN_A
S_ADC_QP_A
S_ADC_QN_A
TC_ADC_P_A
TC_ADC_N_A
DiSEqC_OUT_A
DiSEqC_CMD
DiSEqC_IN_A_B
SDA_MAST
SCL_MAST
XO
XTAL_I/CLK_IN
CLK_IN/OUT
ADC_A
ADC_A
ADC_A
RESETB
Si21602
GPIO1/TS_ERR_A
TS_VAL_A
DEMODULATOR_A CORE
TS_SYNC_A
TS_CLK_A
TS_DATA_A
ADDR_A
8
Dual Satellite
Tuner
DiSEqC_A
I2C Block_A
SDA_HOST
SCL_HOST
TV Tuner
DiSEqC_OUT_B
DiSEqC_B
ADC_B
ADC_B
ADC_B
DEMODULATOR_B CORE
I2C Block_B
ADDR_B
GPIO0/TS_ERR_B
TS_VAL_B
TS_SYNC_B
TS_CLK_B
TS_DATA_B
8
TC_ADC_P_B
TC_ADC_N_B
S_ADC_IP_B
S_ADC_IN_B
S_ADC_QP_B
S_ADC_QN_B
MP_B_B
MP_D_B
TV Tuner
Dual Digital Demodulators
Copyright © 2013 by Silicon Laboratories
HDTV MPEG S.o.C.
8.20.2013
Dual DVB-C2/C/T/S/S2 Digital TV Demodulator
Selected Electrical Specifications
(T
A
= –10 to 70 °C)
.
Parameter
General
Input clock reference
Supported XTAL frequency
Total power consumption for each
demodulator
DVB-C2
1
DVB-C
2
DVB-T
3
DVB-S2
4
DVB-S
5
Thermal resistance (
JA
)
Power Supplies
V
DD
_
VCORE
V
DD
_
VANA
V
DD
_
VIO
1.14
3.00
3.00
1.20
3.30
3.30
1.30
3.60
3.60
V
V
V
4 layer PCB
—
4
16
—
—
—
—
—
350
180
190
480
240
42
—
30
30
—
—
—
MHz
MHz
mW
mW
mW
mW
mW
°C/W
Si21602
Test Condition
Min
Typ
Max
Unit
Notes:
1.
Test conditions: 4096-QAM, CR = 5/6, GI = 1/128, C/N = 34 dB (picture failure)
2.
Test conditions: 6.9 MBaud, IF mode, 256-QAM, parallel TS
3.
Test conditions: 8 MHz, IF mode, 8K FFT, 64-QAM, parallel TS output
4.
Test conditions: 32 MBaud, CR = 3/5, 8PSK, pilots On, parallel TS, C/N at picture failure (PER = 10
–4
).
5.
Test conditions: 30 MBaud, CR = 7/8, parallel TS, at QEF: BER = 2 x 10
–4
.
Pin Assignments
GPIO_1/TS_ERR_A
XTAL_I/CLK_IN
TS_DATA[7]_B
TS_DATA[7]_A
TS_DATA[6]_B
TS_DATA[6]_A
TS_SYNC_A
TS_DATA[5]_B
S_ADC_IP_A
VDD_CORE
VDD_CORE
VDD_ANA
ADDR_B
ADDR_A
MP_D_B
MP_C_A
RESETB
51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35
S_ADC_IN_A
52
S_ADC_QP_A
53
S_ADC_QN_A
54
S_ADC_IP_B
55
S_ADC_IN_B
56
S_ADC_QP_B
57
S_ADC_QN_B
58
TC_ADC_P_A
59
TC_ADC_N_A
60
TC_ADC_P_B
61
TC_ADC_N_B
62
CLK_IN_OUT
63
SDA_MAST
64
SCL_MAST
65
GND
66
VDD_CORE
67
VDD_CORE
68
XO
34
TS_DATA[5]_A
33
VDD_VIO
32
GND
31
VDD_CORE
30
VDD_CORE
Si21602
(GND_PAD)
29
TS_DATA[4]_B
28
TS_DATA[4]_A
27
TS_DATA[3]_B
26
TS_DATA[3]_A
25
TS_DATA[2]_B
24
TS_DATA[2]_A
23
TS_DATA[1]_B
22
TS_DATA[1]_A
21
TS_DATA[0]_B/TS_SER_B
20
TS_DATA[0]_A/TS_SER_A
19
TS_CLK_B
18
TS_CLK_A
QFN-68
8x8mm
1
MP_A_A
2
MP_B_B
3
GPIO_0/TS_ERR_B
4
DISEQC_CMD_A
5
DISEQC_IN_A_B
6
DISEQC_OUT_A
7
DISEQC_OUT_B
8
VDD_CORE
9 10 11 12 13 14 15 16 17
VDD_CORE
SDA_HOST
TS_SYNC_B
SCL_HOST
GND
VDD_VIO
TS_VAL_A
TS_VAL_B
Selection Guide
Part #
Si21602-A40-GM/R
Dual Digital Demodulators
Description
Dual Digital TV Demodulator for DVB-C2/C/T/S/S2, 8x8 mm QFN-68
Copyright © 2013 by Silicon Laboratories
8.20.2013
Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
