电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

TN2524N8

产品描述N-channel enhancement-mode vertical dmos fets
产品类别分立半导体    晶体管   
文件大小474KB,共4页
制造商Supertex
下载文档 详细参数 选型对比 全文预览

TN2524N8在线购买

供应商 器件名称 价格 最低购买 库存  
TN2524N8 - - 点击查看 点击购买

TN2524N8概述

N-channel enhancement-mode vertical dmos fets

TN2524N8规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称Supertex
零件包装代码SOT-89
包装说明SAME AS SOT-89, 3 PIN
针数3
Reach Compliance Codeunknown
ECCN代码EAR99
其他特性LOGIC LEVEL COMPATIBLE
外壳连接DRAIN
配置SINGLE WITH BUILT-IN DIODE
最小漏源击穿电压240 V
最大漏极电流 (ID)0.36 A
最大漏源导通电阻6 Ω
FET 技术METAL-OXIDE SEMICONDUCTOR
最大反馈电容 (Crss)25 pF
JEDEC-95代码TO-243AA
JESD-30 代码R-PSSO-F3
JESD-609代码e0
元件数量1
端子数量3
工作模式ENHANCEMENT MODE
最高工作温度150 °C
封装主体材料PLASTIC/EPOXY
封装形状RECTANGULAR
封装形式SMALL OUTLINE
峰值回流温度(摄氏度)NOT SPECIFIED
极性/信道类型N-CHANNEL
最大功率耗散 (Abs)1.6 W
最大脉冲漏极电流 (IDM)2 A
认证状态Not Qualified
表面贴装YES
端子面层Tin/Lead (Sn/Pb)
端子形式FLAT
端子位置SINGLE
处于峰值回流温度下的最长时间NOT SPECIFIED
晶体管应用SWITCHING
晶体管元件材料SILICON
最大关闭时间(toff)40 ns
最大开启时间(吨)20 ns

文档预览

下载PDF文档
TN2524
Low Threshold
N-Channel Enhancement-Mode
Vertical DMOS FETs
Ordering Information
BV
DSS
/
BV
DGS
240V
*
Same as SOT-89.
R
DS(ON)
(max)
6.0Ω
V
GS(th)
(max)
2.0V
I
D(ON)
(min)
1.0A
Order Number / Package
TO-243AA*
TN2524N8
Die
TN2524ND
Product supplied on 2000 piece carrier tape reels.
† MIL visual screening available.
Product marking for TO-243AA
TN5C❋
Features
Low threshold — 2.0V max.
High input impedance
Low input capacitance — 125pF max.
Fast switching speeds
Low on resistance
Free from secondary breakdown
Low input and output leakage
Complementary N- and P-channel devices
Where
= 2-week alpha date code
Low Threshold DMOS Technology
These low threshold enhancement-mode (normally-off) transis-
tors utilize a vertical DMOS structure and Supertex's well-proven
silicon-gate manufacturing process. This combination produces
devices with the power handling capabilities of bipolar transis-
tors and with the high input impedance and positive temperature
coefficient inherent in MOS devices. Characteristic of all MOS
structures, these devices are free from thermal runaway and
thermally induced secondary breakdown.
Supertex vertical DMOS FETs are ideally suited to a wide range
of switching and amplifying applications where very low threshold
voltage, high breakdown voltage, high input impedance, low input
capacitance, and fast switching speeds are desired.
Applications
Logic level interfaces – ideal for TTL and CMOS
Solid state relays
Battery operated systems
Photo voltaic drives
Analog switches
General purpose line drivers
Telecom switches
Package Option
D
G
D
S
Absolute Maximum Ratings
Drain-to-Source Voltage
Drain-to-Gate Voltage
Gate-to-Source Voltage
Operating and Storage Temperature
Soldering Temperature*
*
Distance of 1.6 mm from case for 10 seconds.
11/12/01
BV
DSS
BV
DGS
±
20V
-55°C to +150°C
300°C
TO-243AA
(SOT-89)
Note: See Package Outline section for dimensions.
Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability
indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to
workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the
Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.
1

TN2524N8相似产品对比

TN2524N8 TN2524 TN2524ND
描述 N-channel enhancement-mode vertical dmos fets N-channel enhancement-mode vertical dmos fets N-channel enhancement-mode vertical dmos fets
是否Rohs认证 不符合 - 不符合
零件包装代码 SOT-89 - DIE
包装说明 SAME AS SOT-89, 3 PIN - UNCASED CHIP, X-XUUC-N
Reach Compliance Code unknown - compliant
ECCN代码 EAR99 - EAR99
其他特性 LOGIC LEVEL COMPATIBLE - LOGIC LEVEL COMPATIBLE, HIGH INPUT IMPEDANCE, LOW THRESHOLD
配置 SINGLE WITH BUILT-IN DIODE - SINGLE WITH BUILT-IN DIODE
最小漏源击穿电压 240 V - 240 V
最大漏源导通电阻 6 Ω - 6 Ω
FET 技术 METAL-OXIDE SEMICONDUCTOR - METAL-OXIDE SEMICONDUCTOR
最大反馈电容 (Crss) 25 pF - 25 pF
JESD-30 代码 R-PSSO-F3 - X-XUUC-N
JESD-609代码 e0 - e0
元件数量 1 - 1
端子数量 3 - 3
工作模式 ENHANCEMENT MODE - ENHANCEMENT MODE
最高工作温度 150 °C - 150 °C
封装主体材料 PLASTIC/EPOXY - UNSPECIFIED
封装形状 RECTANGULAR - UNSPECIFIED
封装形式 SMALL OUTLINE - UNCASED CHIP
峰值回流温度(摄氏度) NOT SPECIFIED - NOT SPECIFIED
极性/信道类型 N-CHANNEL - N-CHANNEL
认证状态 Not Qualified - Not Qualified
表面贴装 YES - YES
端子面层 Tin/Lead (Sn/Pb) - TIN LEAD
端子形式 FLAT - NO LEAD
端子位置 SINGLE - UPPER
处于峰值回流温度下的最长时间 NOT SPECIFIED - NOT SPECIFIED
晶体管应用 SWITCHING - SWITCHING
晶体管元件材料 SILICON - SILICON
XILLINX VIVADO快速上手-HDL流程-内含视频、工程和中文版文档
469639 链接:https://pan.baidu.com/s/1wNkSIJeO7G86YGjy0CtJ6g 提取码:zjev ...
18671597159 FPGA/CPLD
我的液晶,要命啊!
终于买来了液晶,接上以后调试了程序。结果什么也不显示-白屏。 串口输出: LCD: display instance 'Drivers\Display\S3C2440\CONFIG', num monitors 1 Invalid BPP value passed to drive ......
yjdhr 嵌入式系统
出现PCB铜线脱落?你可能要注意这三点!
PCB的铜线脱落(也是常说的甩铜)不良,PCB厂都说是层压板的问题,要求其生产工厂承担不良损失。根据多年的客户投诉处理经验,PCB厂甩铜常见的原因有以下几种:一、 层压板制程原因:  正常情 ......
mwkjhl PCB设计
监控工程安装留意50项
一、摄像机的安装: 1.?在知足监督目标视场范围要求的前提下,其安装高度:室内摄像机的安装高度以2.5~5m为宜,室外以3.5~10m为宜;电梯轿箱内安装在其顶部,与电梯操纵器成对角处,且 ......
xyh_521 工业自动化与控制
【分享】WB-阿里云物联网设备模拟器
424429 424430 此内容由EEWORLD论坛网友cxmdz原创,如需转载或用于商业用途需征得作者同意并注明出处 ...
cxmdz NXP MCU
12V输入电源设计
目前遇到一个项目,其输入电压是12V到24V,但系统需要的电压是12V,有什么办法可以满足这个范围? ...
雨枫 电源技术

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1263  2824  756  2422  2826  26  57  16  49  33 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved