Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
16 Mbit SRAM Multi Chip Module
Allows 32-, 16- or 8-bit access configuration
Operating Voltage: 3.3V
+
0.3V
Access Time
– 20 ns, 18 ns for AT68166F
Power Consumption
– Active: 620 mW per byte (Max) @ 18ns - 415 mW per byte (Max) @ 50ns
(1)
– Standby: 13 mW (Typ)
Military Temperature Range: -55 to +125°C
TTL-Compatible Inputs and Outputs
Asynchronous
Die manufactured on Atmel 0.25 µm Radiation Hardened Process
No Single Event Latch Up below LET Threshold of 80 MeV/mg/cm
2
Tested up to a Total Dose of 300 krads (Si) according to MIL-STD-883 Method 1019
ESD Better than 4000V
Quality Grades:
– QML-Q or V with SMD 5962-06229
– ESCC
950 Mils Wide MQFP 68 Package
Mass : 8.5 grams
1. Only for AT68166F-18. 450mW for AT68166F-20.
Rad Hard
16 MegaBit 3.3V
SRAM Multi-
Chip Module
AT68166F
Note:
Description
The AT68166F is a 16Mbit SRAM packaged in a hermetic Multi Chip Module
(MCM) for space applications.
The AT68166F MCM incorporates four 4Mbit AT60142FT SRAM dice. It can be orga-
nized as either one bank of 512Kx8, two banks of 512Kx16 or four banks of 512Kx8. It
combines rad-hard capabilities, a latch-up threshold of 80MeV.cm²/mg, a Multiple Bit
Upset immunity and a total dose tolerance of 300Krads, with a fast access time.
The MCM packaging technology allows a reduction of the PCB area by 50% with a
weight savings of 75% compared to four 4Mbit packages.
Thanks to the small size of the 4Mbit SRAM die, Atmel has been able to accommo-
date the assembly of the four dice on one side of the package which facilitates the
power dissipation.
The compatibility with other products allows designers to easily migrate to the Atmel
AT68166F memory.
The AT68166F is powered at 3.3V.
The AT68166F is processed according to the test methods of the latest revision of the
MIL-PRF-38535 or the ESCC 9000.
7747B–AERO–04/09
Block Diagram
Figure 1.
AT68166F Block Diagram
CS3
WE3
CS2
WE2
CS1
WE1
CS0
WE0
A[18:0]
OE
BANK3
512k x 8
BANK2
512k x 8
BANK1
512k x 8
BANK0
512k x 8
I/O[31:24]
or
I/O2[31:16]
or
I/O3[7:0]
I/O[23:16]
or
I/O2[15:0]
or
I/O2[7:0]
I/O[15:8]
or
I/O1[31:16]
or
I/O1[7:0]
I/O[7:0]
or
I/O1[15:0]
or
I/O[7:0]
Figure 2.
512K x 8 Banks Block Diagram (AT60142F)
A
0
-
-
-
A
10
I/Ox
0
I/Ox
7
CSx
WEx
OE
Packages
AT68166F and AT68166G are packed in MQFP68.
Access Time
20 ns
AT68166F
AT68166G
YM
18 ns
YS
YS
<18 ns
The pin assignment depends on the access time. There are 2 versions:
–
–
YM package where 3 pins are not connected.
YS package where the 3 above pins are connected to GND or V
CC
.
2
AT68166F
7747B–AERO–04/09
模拟与混合信号
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
