Impala Linear Corporation
ILC6382
1-Cell to 3-Cell Boost with True Load Disconnect,
3.3V, 5V or Adjustable Output
General Description
The ILC6382 series of step-up DC-DC converters operate
from 1-cell to 3-cell input. In shutdown mode, the device
allows true load disconnect from battery input. Designed for
wireless communications applications, the oscillator fre-
quency is set at 300kHz with no harmonics at sub 20kHz
audio band or at 455kHz IF band. Oscillator frequency is
externally synchronizable from 200kHz to 400kHz.
Internal synchronous rectification and dual PFM/PWM
mode of operation allows greater than 90% efficiency at
light and full load. The ILC6382 is capable of delivering
75mA at 3.3V output from a single cell input.The ILC6382-
XX offers 3.3V or 5V fixed output voltage while the
ILC6382-Adj allows adjustable output voltage to 6V maxi-
mum. Output voltage accuracy is +2% over specified tem-
perature range.
Additional features include power good output (POK) and an
internal low battery detector with 100s transient rejection
delay. The device will reject low battery input transients
under 100msec in duration. The ILC6382 series is available
in a space saving eight lead micro SOP (MSOP-8) package.
Features
!
0.9V to 6V input voltage
!
Guaranteed start up at 0.9V input
!
Synchronous rectification requires no external diode
!
True load disconnect from battery input in shutdown
!
Up to 75mA@3.3V and 40mA@5V from 1V input
!
Up to 375mA@3.3V and 160mA@5V from 3V input
!
Efficiency > 90% from 10mA to 150mA at V
OUT
= 5V
!1µA
battery input current in shutdown (with V
OUT
= 0V)
!
Internal Oscillator frequency : 300kHz to ±15%
!
External freq synchronization from 150kHz to 500kHz
!
ILC6382 : Fixed 3.3V or 5V output
!
ILC6382-Adj : Adjustable output to 6V maximum
!
Low battery detector with 100ms transient rejection delay
!
Powergood output flag when V
OUT
is in regulation
Applications
!
Cellular Phones, Pagers
!
Palmtops, PDAs and portable electronics
!
High efficiency 1V step up converters
Typical Circuit
C
IN
10µF
+
15µH
V
IN
1 to 3-cell
L
1
2
R5
3
ILC6382-XX
L
X
V
IN
LBI/SD
SYNC
V
OUT
GND
LBO
POK
C
IN
10µF
8
7
6
5
Low Battery
Detector Output
Power Good Output
+
10µF
C
OUT
L
1
15µH
2
R5
3
ILC6382-ADJ
L
X
V
IN
LBI/SD
SYNC
V
OUT
GND
V
OUT
V
IN
1 to 3-cell
+
8
7
6
5
+
C
OUT
10µF
V
OUT
R1
LBO
V
FB
ON
OFF
R6
4
Ext
Sync
ON
OFF
R6
4
Ext
Sync
MSOP-8
R2
MSOP-8
V
OUT
= 1.25 (1+R1/R2)
Figure 1: ILC6382
Figure 2: ILC6382-Adj
(Note: Pin 9 should be connected to ground if unused.)
Impala Linear Corporation
ILC6382 1.5
(408) 574-3939
www.impalalinear.com
Oct 1999
1
1-Cell to 3-Cell Boost with True Load Disconnect, 3.3V, 5V, or Adjustable Output
Pin-Package Configurations
L
X
V
IN
LB/SD
SYNC
1
2
3
4
8
7
6
5
V
OUT
GND
LBO
POK
L
X
V
IN
LB/SD
SYNC
1
2
3
4
8
7
6
5
V
OUT
GND
LBO
V
FB
Ordering Information* (T
A
= -40°C to + 85°C)
ILC6382CIR-33
3.3V output, MSOP-8 package
ILC6382CIR-50
5V output, MSOP-8 package
ILC6382CIR-ADJ
Adjustable output, MSOP-8 package
MSOP
(TOP VIEW)
MSOP
(TOP VIEW)
ILC6382CIR-XX
ILC6382CIR-ADJ
Pin Functions ILC6382
Pin Number
1
2
3
4
SYNC
5
POK
(ILC6382CIR-XX)
V
FB
(ILC6382CIR-ADJ)
LBO
GND
V
OUT
Pin Name
L
x
V
IN
LBI/SD
Pin Description
Inductor input. Inductor L connected between this pin and the battery
Connect directly to battery
Low battery detect input and shutdown. Low battery detect threshold is set with this pin
using a potential divider. If this pin is pulled to logic low then the device will shutdown.
A logic level signal referenced to V
IN
, at a frequency between 150kHz and 500kHz on
this pin will override the internal 300kHz oscillator. If the SYNC function is unused then
pin 4 should be connected to ground
This open drain output pin will go high when output voltage is within regulation,
0.92*V
OUT (NOM)
< V
OUT
< 0.98*V
OUT (NOM)
This pin sets the adjustable output voltage via an external resistor divider network. The
formula for choosing the resistors is shown in the “Applications Information“ section.
This open drain output will go low if the battery voltage is below the low battery
threshold set at pin 3
Connect this pin to the battery and system ground
This is the regulated output voltage
6
7
8
Impala Linear Corporation
ILC6382 1.5
(408) 574-3939
www.impalalinear.com
Oct 1999
2
1-Cell to 3-Cell Boost with True Load Disconnect, 3.3V, 5V, or Adjustable Output
Absolute Maximum Ratings (Note 1)
Parameter
Voltage on V
OUT
pin
Voltage on LBI, Sync, LBO, POK, V
FB
, L
X
and V
IN
pins
Peak switch current on L
X
pin
Current on LBO pin
Continuous total power dissipation at 85 °C
Short circuit current
Operating ambient temperature
Maximum junction temperature
Storage temperature
Lead temperature (soldering 10 sec)
Package thermal resistance
Symbol
V
OUT
-
IL
X
I
sink(LBO)
P
d
I
SC
T
A
T
J (max)
T
stg
θ
JA
Ratings
-0.3 to 7
-0.3 to 7
1
5
400
Internally protected
(1 sec duration)
-40 to 85
170
-40 to 125
300
206
Units
V
V
A
mA
mW
A
°C
°C
°C
°C
°C/W
Electrical Characteristics ILC6382CIR-33
Unless otherwise specified all limits are at V
OUT
=3.3V, V
IRI
= 1.5V, Fosc = 300kHz and T
A
= 25°C. Test circuit of figure 1.
BOLDFACE
type indicates limits that apply over the full operating temperature range.
Note 2.
Parameter
Output Voltage
Output Current
Symbol
V
OUT
I
OUT
Conditions
0.9V < V
IN
< 3V, I
OUT
= 0mA
0.9V < V
IN
< 3V, I
OUT
= 0mA
V
IN
= 0.9V, V
OUT
= V
OUT(nom)
± 4%
V
IN
= 1.2V, V
OUT
= V
OUT(nom)
± 4%
V
IN
= 2.4V, V
OUT
= V
OUT(nom)
± 4%
V
IN
= 3.0V, V
OUT
= V
OUT(nom)
± 4%
Load Regulation
No Load Battery Input Current
Efficiency
∆V
OUT
I
IN( no load )
η
V
IN
= 1.2V, 0mA < I
OUT
< 50mA
V
IN
= 1.2V, I
OUT
= 0mA
V
IN
= 1.2V, I
OUT
= 3mA
V
IN
= 1.2V, I
OUT
=30mA
V
OUT (no load)
V
IN
= 1.2V, 0mA < I
OUT
< 75mA
Min
3.234
3.201
50
75
200
375
1.5
2.4
250
82
90
µA
%
%
Typ
3.300
Max
3.366
3.399
mA
Units
V
Impala Linear Corporation
ILC6382 1.5
(408) 574-3939
www.impalalinear.com
Oct 1999
3
1-Cell to 3-Cell Boost with True Load Disconnect, 3.3V, 5V, or Adjustable Output
Electrical Characteristics ILC6382CIR-50
Unless otherwise specified all limits are at V
OUT
= 5V, V
IRI
= 1.5V, Fosc = 300kHz and T
A
= 25°C. Test circuit of figure 1.
BOLDFACE
type indicates limits that apply over the full operating temperature range.
Note 2.
Parameter
Output Voltage
Output Current
Symbol
V
OUT
I
OUT
Conditions
0.9V < V
IN
< 3V, I
OUT
= 0mA
0.9V < V
IN
< 3V, I
OUT
= 0mA
V
IN
= 1.2V, V
OUT
= V
OUT(nom)
± 4%
V
IN
= 2.4V, V
OUT
= V
OUT(nom)
± 4%
V
IN
= 3.0V, V
OUT
= V
OUT(nom)
± 4%
Load Regulation
No Load Battery
Input Current
Efficiency
η
V
IN
= 2.4V, I
OUT
= 3mA
V
IN
= 2.4V, I
OUT
=100mA
85
92
%
I
IN ( no load )
V
IN
= 2.4V, 0mA < I
OUT
< 60mA
V
IN
= 2.4V, I
OUT
= 0mA
Min
4.950
4.900
50
110
160
3
250
%
µA
Typ
5.000
Max
5.050
5.100
mA
Units
V
General Electrical Characteristics for all voltage versions.
Unless otherwise specified all limits are at V
IN
= 2.4V, V
IRI
= 1.5V, Fosc = 300kHz, I
OUT
= 0mA and T
A
= 25°C. Test cir-
cuits of figure 1 and figure 2 for ILC6382CIR-XX and ILC6382CIR-ADJ respectively.
BOLDFACE
type indicates limits
that apply over the full operating temperature range.
Note 2.
Parameter
Minimum startup voltage
Input voltage range
Battery input current in load
disconnect mode
Switch on resistance
Oscillator frequency
External clock frequency range
(sync)
External clock pulse width
External clock rise/fall time
LBI input threshold
Input leakage current
LBI hold time
Symbol
V
IN(start)
V
IN
I
IN(SD)
R
ds(on)
f
osc
f
sync
t
W(sync)
t
r
/ t
f
V
REF
I
LEAK
t
hold(LBI)
Note 4
Note 4
Conditions
I
OUT
= 0mA
V
OUT =
V
OUT(nominal) ± 4%
I
OUT
= 0mA
(Note 3)
V
LBI/SD
< 0.4V, V
OUT
= 0V
(short circuit)
N-Channel MOSFET
P-Channel MOSFET
Min
0.9
1
1
400
750
300
Typ
0.9
Max
1
6
6
2
Units
V
V
ΩA
255
150
200
1.175
1.150
Pins LBI/SD, Sync and V
FB
,
Note 4
Note 5
120
345
500
mΩ
kHz
kHz
ns
ns
V
nA
ms
1.250
100
1.325
1.350
200
100
Impala Linear Corporation
ILC6382 1.5
(408) 574-3939
www.impalalinear.com
Oct 1999
4
1-Cell to 3-Cell Boost with True Load Disconnect, 3.3V, 5V, or Adjustable Output
General Electrical Characteristics for all voltage versions (Continued).
Unless otherwise specified all limits are at V
IN
= 2.4V, V
LBI
= 1.5V, Fosc = 300kHz, I
OUT
= 0mA and TA = 25°C. Test cir-
cuits of figure 1 and figure 2 for ILC6382-XX and ILC6382-ADJ respectively.
BOLDFACE
type indicates limits that apply
over the full operating temperature range.
Note 2
Parameter
LBO output voltage low
LBO output leakage current
Shutdown input voltage low
Shutdown input voltage high
Sync input voltage low
Sync input voltage high
POK output voltage low
POK output voltage high
POK output leakage
current
POK threshold
POK hysteresis
Feedback voltage
(ILC6382 - ADJ only)
Output voltage adjustment range
(ILC6382CIR-ADJ only)
V
OUT(adj) min
V
OUT(adj) max
V
IN
= 0.9V, I
OUT
= 50mA
V
IN
= 3V, I
OUT
= 50mA
6
Note 1.
Absolute maximum ratings indicate limits which, when exceeded, may result in damage to the component. Electrical specifi-
cations do not apply when operating the device outside its rated operating conditions.
Note 2.
Specified min/max limits are production tested or guaranteed through correlation based on statistical control methods.
Measurements are taken at constant junction temperature as close to ambient as possible using low duty pulse testing.
Note 3.
V
OUT (NOM)
is the nominal output voltage at I
OUT
= 0mA.
Note 4.
Guaranteed by design.
Note 5.
In order to get a valid low-battery-output (LBO) signal, the input voltage must be lower than the low-battery-input (LBI) thresh-
old for a duration greater than the low battery hold time (t
hold(LBI)
). This feature eliminates false triggering due to voltage transients at
the battery terminal.
V
TH(POK)
V
HYST
V
FB
1.225
1.212
2.5V
V
0.92xV
OUT
0.95xV
O UT
0.98xV
O UT
50
1.250
1.275
1.288
V
V
mV
Symbol
V
LBO(low)
I
LBO(hi)
V
SD(low)
V
SD(hi)
V
sync(low)
V
sync(hi)
V
POK(low)
V
POK(hi)
I
L(POK)
Force 6V at pin 5
I
SINK
= 2mA, open drain output
1
1
V
LBI
= 1V
V
LBO
= 5V
1
2
0.4
6
0.4
6
0.4
6
2
µA
V
V
V
V
V
V
µA
Conditions
I
SINK
= 2mA, open drain output,
Min
Typ
Max
0.4
Units
V
Impala Linear Corporation
ILC6382 1.5
(408) 574-3939
www.impalalinear.com
Oct 1999
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
