Nuvoton 8-bit 8051-based Microcontroller
N78E517A
Data Sheet
N78E517A Data Sheet
TABLE OF CONTENTS
1. DESCRIPTION .................................................................................................................................................. 4
2. FEATURES ....................................................................................................................................................... 5
3. BLOCK DIAGRAM ............................................................................................................................................ 7
4. PIN CONFIGURATIONS ................................................................................................................................... 8
5. MEMORY ORGANIZATION ............................................................................................................................ 14
5.1 Internal Program Memory ................................................................................................................. 14
5.2 External Program Memory ................................................................................................................ 16
5.3 Internal Data Memory ....................................................................................................................... 17
5.4 On-chip XRAM .................................................................................................................................. 19
5.5 External Data Memory ...................................................................................................................... 19
5.6 On-chip Non-volatile Data Flash ....................................................................................................... 20
6. SPECIAL FUNCTION REGISTER (SFR) ....................................................................................................... 23
7. GENERAL 80C51 SYSTEM CONTROL ......................................................................................................... 26
8. AUXILIARY RAM (XRAM) ............................................................................................................................... 30
9. I/O PORT STRUCTURE AND OPERATION .................................................................................................. 32
10. TIMERS/COUNTERS.................................................................................................................................... 36
10.1 Timer/Counters 0 and 1 .................................................................................................................. 36
10.1.1 Mode 0 (13-bit Timer) ...................................................................................................... 38
10.1.2 Mode 1 (16-bit Timer) ...................................................................................................... 39
10.1.3 Mode 2 (8-bit Auto-reload Timer) .................................................................................... 39
10.1.4 Mode 3 (Two Separate 8-bit Timers) ............................................................................... 40
10.2 Timer/Counter 2 .............................................................................................................................. 41
10.2.1 Capture Mode .................................................................................................................. 44
10.2.2 Auto-reload Mode ............................................................................................................ 44
10.2.3 Baud Rate Generator Mode ............................................................................................ 45
10.2.4 Clock-out Mode................................................................................................................ 46
11. WATCHDOG TIMER ..................................................................................................................................... 47
11.1 Functional Description of Watchdog Timer ..................................................................................... 47
11.2 Applications of Watchdog Timer ..................................................................................................... 49
12. POWER DOWN WAKING-UP TIMER .......................................................................................................... 50
12.1 Functional Description of Power Down Waking-up Timer .............................................................. 50
12.2 Applications of Power Down Waking-up Timer............................................................................... 51
13. SERIAL PORT ............................................................................................................................................... 53
13.1 Mode 0 ............................................................................................................................................ 55
13.2 Mode 1 ............................................................................................................................................ 57
13.3 Mode 2 ............................................................................................................................................ 59
13.4 Mode 3 ............................................................................................................................................ 61
13.5 Baud Rate ....................................................................................................................................... 63
13.6 Multiprocessor Communication....................................................................................................... 64
14. SERIAL PERIPHERAL INTERFACE (SPI) ................................................................................................... 66
14.1 Features .......................................................................................................................................... 66
14.2 Functional Description .................................................................................................................... 66
14.3 Control Registers of SPI ................................................................................................................. 69
14.4 Operating Modes ............................................................................................................................ 71
14.4.1 Master mode .................................................................................................................... 71
14.4.2 Slave Mode ...................................................................................................................... 71
14.5 Clock Formats and Data Transfer ................................................................................................... 72
14.6 Slave Select Pin Configuration ....................................................................................................... 74
-2-
14.7 Mode Fault Detection ...................................................................................................................... 75
14.8 Write Collision Error ........................................................................................................................ 75
14.9 Overrun Error .................................................................................................................................. 75
14.10 SPI Interrupts ................................................................................................................................ 76
15. PULSE WIDTH MODULATOR (PWM) ......................................................................................................... 77
16. TIMED ACCESS PROTECTION (TA)........................................................................................................... 81
17. INTERRUPT SYSTEM .................................................................................................................................. 83
17.1 Priority Level Structure .................................................................................................................... 89
17.2 Interrupt Latency ............................................................................................................................. 91
18. IN SYSTEM PROGRAMMING (ISP) ............................................................................................................. 92
18.1 ISP Procedure ................................................................................................................................. 92
18.2 ISP Commands ............................................................................................................................... 95
18.3 User Guide of ISP ........................................................................................................................... 95
18.4 ISP Demo Code .............................................................................................................................. 96
19. POWER SAVING MODES .......................................................................................................................... 100
19.1 Idle Mode ...................................................................................................................................... 100
19.2 Power Down Mode ........................................................................................................................ 101
20. CLOCK SYSTEM ........................................................................................................................................ 103
20.1 12T/6T mode ................................................................................................................................. 103
20.2 External Clock Source .................................................................................................................. 105
20.3 On-chip RC Oscillator ................................................................................................................... 105
21. POWER MONITORING .............................................................................................................................. 106
21.1 Power-on Detection ...................................................................................................................... 106
21.2 Brown-out Detection ..................................................................................................................... 106
22. RESET CONDITIONS ................................................................................................................................. 110
22.1 Power-on Reset ............................................................................................................................ 111
22.2 Brown-out Reset ........................................................................................................................... 111
22.3 RST Pin Reset .............................................................................................................................. 111
22.4 Watchdog Timer Reset ................................................................................................................. 112
22.5 Software Reset.............................................................................................................................. 112
22.6 Boot Select .................................................................................................................................... 113
22.7 Reset State ................................................................................................................................... 114
23. AUXILIARY FEATURES ............................................................................................................................. 116
24. CONFIG BYTES .......................................................................................................................................... 117
25. INSTRUCTION SET .................................................................................................................................... 121
26. ELECTRICAL CHARACTERISTICS ........................................................................................................... 125
26.1 Absolute Maximum Ratings .......................................................................................................... 125
26.2 DC Electrical Characteristics ........................................................................................................ 125
26.3 AC Electrical Characteristics ......................................................................................................... 131
27. PACKAGES ................................................................................................................................................. 135
28. DOCUMENT REVISION HISTORY ............................................................................................................ 140
-3-
Publication Release Date: September 4, 2012
Revision: V2.2
N78E517A Data Sheet
1. DESCRIPTION
N78E517A is an 8-bit microcontroller, which has an in-system programmable Flash supported. The instruction
set of N78E517A is fully compatible with the standard 8051. N78E517A contains a maximum 64k
[1]
bytes of
main Flash APROM, in which the contents of the main program code can be updated by parallel Program-
mer/Writer or In System Programming (ISP) method which enables on-chip firmware updating. There is an ad-
ditional 2.5k bytes called LDROM for ISP function. N78E517A has a configurable size of Data Flash
[1]
which is
64k-byte shared with APROM, accessed with ISP. N78E517A provides 256 bytes of SRAM, 1k bytes of auxilia-
ry RAM (XRAM), four 8-bit bi-directional and bit-addressable I/O ports, an additional 8-bit bi-directional and bit-
addressable port P4 for LQPF-48 package (PLCC-44, PQFP-44, and TQFP-44 just have low nibble 4 bits of
P4 and DIP-40 does not have this additional P4), three 16-bit Timers/Counters, one UART, five PWM output
channels, and one SPI. These peripherals equip with 11-source with 4-level priority interrupts capability. To
facilitate programming and verification, the Flash inside the N78E517A allows the Program Memory to be pro-
grammed and read electronically. Once the code confirms, the user can lock the code for security.
N78E517A is built in a precise on-chip RC oscillator of 22.1184MHz/11.0592MHz selected by CONFIG setting,
factory trimmed to ±1% at room temperature. N78E517A provides additional power monitoring detection such
as power-on and Brown-out detection. It stabilizes the power-on/off sequence for a high reliability system de-
sign.
N78E517A microcontroller operation consumes a very low power. Two economic power modes to reduce pow-
er consumption, Idle mode and Power Down mode. Both of them are software selectable. The Idle mode turns
off the CPU clock but allows continuing peripheral operation. The Power Down mode stops the whole system
clock for minimum power consumption.
[1]
Data Flash and APROM share 64k-byte space.
-4-
2. FEATURES
Fully static design 8-bit CMOS microcontroller.
Wide supply voltage of 2.4V to 5.5V and wide frequency from 4MHz to 40MHz.
12T mode compatible with the tradition 8051 timing.
6T mode supported for double performance.
On-chip RC oscillator of 22.1184MHz/11.0592MHz, trimmed to ±1% at room temperature for the precise
system clock.
Maximum 64k bytes Flash APROM for the application program.
2.5k bytes Flash LDROM for ISP code.
Configurable size of Data Flash, 64k-byte shared with APROM.
In-System-Programmable (ISP) built in. ISP Erasing or programming supports wide operating voltage 3.0V
to 5.5V.
Flash 10,000 writing cycle endurance. Greater than 10 years data retention under 85℃.
256 bytes of on-chip RAM.
1k bytes of on-chip auxiliary RAM (XRAM).
64k bytes Program Memory address space and 64k bytes Data Memory address space.
Maximum five 8-bit general purpose I/O ports pin-to-pin compatible with standard 8051, additional
INT2
and
INT3
on packages except DIP-40.
Three 16-bit Timers/Counters.
One dedicate timer for Power Down mode waking-up.
One full-duplex UART port.
Five pulse width modulated (PWM) output channels.
One SPI communication port.
11-source, 4-priority-level interrupts capability.
Programmable Watchdog Timer.
Power-on reset.
Brown-out detection interrupt and reset, 4-level selected.
Supports software reset function.
Built-in power management with Idle mode and Power Down mode.
-5-
Publication Release Date: September 4, 2012
Revision: V2.2
电源技术
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
