电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

510SBA-AAAG

产品描述osc prog 1.8V cmos 25ppm 5x7mm
产品类别无源元件   
文件大小1MB,共26页
制造商Silicon
标准  
下载文档 全文预览

510SBA-AAAG概述

osc prog 1.8V cmos 25ppm 5x7mm

文档预览

下载PDF文档
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z
Features
TO
250 MH
Z
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7 and
3.2 x 5 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.2 7/15
Copyright © 2015 by Silicon Laboratories
Si510/511
【元旦】大声说出新年第一份祝福
新年伊始,你的第一份祝福是为谁准备的呢,你想说的第一份祝福是什么,在这里让我们说出自己的心声,把新年的第一份祝福送给我们最亲的人。...
xiangwei 聊聊、笑笑、闹闹
开关电源控制环.
49994...
czf0408 电源技术
2013全国大学生电子设计竞赛交流群171486219,500人哦亲~欢迎入驻
2013全国大学生电子设计竞赛交流群171486219:victory:。欢迎邀请您所在实验室、基地同学入驻,入驻后请备注上“学校简称-昵称”:lol...
maswell_xiao 微控制器 MCU
汇编控制伪操作之二
(1) MACRO、MEND及MEXITMACRO伪操作标识宏定义的开始,MEND标识宏定义的结束。MERIT用于从宏中跳转出去。用MACRO和MEND定义的一段代码,成为宏定义体,这样在程序中就可通过宏名多次调用 ......
sunplusedu2012a Linux开发
谁能详细解释一下什么是OS Design和 SYSGEN_?
如题...
dym77314029 嵌入式系统
求助;SPI不能完整正确接收数据包,请求高手们帮忙分析。小弟不胜感激!!
如题:这个问题愁死我了,一个星期都没有解决。 问题描述:我用的单片机是AVR的ATMEGA88,ICCAVR编译器。单片机和ARM通过SPI接口通信。单片机作为主机。单片机通过定时器启动时钟,接收ARM发 ......
Andy22 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2409  2324  152  659  912  11  36  23  44  33 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved