电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

ASG-P-V-A-155.520MHZ-T

产品描述osc vcxo 155.52mhz lvpecl smd
产品类别无源元件   
文件大小3MB,共5页
制造商Abracon
官网地址http://www.abracon.com/index.htm
标准  
下载文档 全文预览

ASG-P-V-A-155.520MHZ-T概述

osc vcxo 155.52mhz lvpecl smd

文档预览

下载PDF文档
Programmable - High Performance SMD XO & VCXO
Moisture Sensitivity Level (MSL) - This product is Hermetically Sealed and not
Moisture Sensitive; therefore MSL = N/A (Not Applicable)
APPLICATIONS:
FEATURES:
• ASG series is a High Performance crystal based oscillator; available
either as an XO or a VCXO
• Frequency range from 10MHz to 250MHz with LVCMOS output
• Available from 10MHz to 1.50GHz with LVDS or LVPECL output
• Offered with either 2.50V or 3.30V bias voltage
• Quick turn, 1~5 business days for small quantity orders
ASG-P Series
Pb
RoHS
Compliant
7.0 x 5.0 x 1.9mm
| | | | | | | | | | | | | |
|
STANDARD SPECIFICATIONS:
Parameters
Frequency Range:
V
dd
= 3.3V
V
dd
= 2.5V
Minimum
10
10
-40
-55
-50
-5.00
-35.00
-7.00
-2.00
-1.00
3.135
2.375
3.300
2.500
<
54
<
50
Typical
• Networking, SONET/SDH
• WiMax / WLAN
• Computing
• Phase Locked Loops
• Direct Digital Synthesis (DDS)
• DSL/ADSL
Base Terminal Stations
Operating Temperature:
Storage Temperature:
Overall Frequency Stability:
Initial Set Tolerance
Stability over operating temperature
Aging @ 25ºC over 10-years
Frequency
variation
over supply
voltage
change
(±5%)
Frequency
variation
over load
variation (15pF
± 5%)
V
dd
= 3.3V
Supply
Voltage
(Vdd):
V
dd
= 2.5V
V
dd
= 3.3V
Input Current:
V
dd
= 2.5V
Output High Voltage
V
OH
Output
Low
Voltage
V
OL
LVPECL
Output
Differential Duty
(Out
&
Out
):
Cycle
Rise Time
Fall Time
Start-up
Time:
Enable/Disable
Function
:
Vcontrol Range
Frequency
Pull
Control Port Bandwidth
Phase jitter RMS
[
See Note #2
]
<
±1.00
<
±20.00
Maximum
1500
1500
+85
+125
+50
+5.00
+35.00
+7.00
+2.00
+1.00
3.465
2.625
60
60
V
dd
- 0.60
V
dd
- 1.60
Units
MHz
MHz
°C
°C
ppm
ppm
ppm
ppm
ppm
ppm
V
V
mA
mA
V
V
%
ps
ps
ms
Notes
See Note # 1
Frequency dependent
Frequency dependent
V
OH
V
OL
DODC
LVPECL
t
R
t
F
V
dd
- 1.03
V
dd
- 1.85
45
150
150
48/52
55
350
350
<
2.0
3.0
"1"
(V
IH
0.7*Vdd) or Open: Oscillation
"0"
(V
IL
< 0.3*Vdd) : High Z
0.00
Vdd
±50
10
<
0.60
<
0.90
1.60
1.60
Volts
ppm
kHz
ps
ps
For VCXO
tjit(
)
Integer
Mode
Fractional
Mode
12kHz to 20MHz
12kHz to 20MHz
Note #1:
Inclusive of initial tolerance at 25ºC±3ºC, operating temperature range, input
voltage variation,
load
variation
& aging.
Note #2:
The rms jitter over 12kHz to 20MHz Bandwidth is dependent on the carrier and whether or not the final frequency is achieved without
engaging the Fractional Mode
ABRACON IS
ISO9001:2008
CERTIFIED
CE RTIFIED
04.27.12
30332 Esperanza, Rancho Santa Margarita, California 92688
tel 949-546-8000
|
fax 949-546-8001
| www.abracon.com
Visit
www.abracon.com
for Terms & Conditions of Sale
Revised:
LabVIEW测量信号时间间隔的实现
LabVIEW测量信号时间间隔的实现 摘要 以两路信号为例, 详细阐述了以虚拟仪器方式, 针对不同种类的信号输入硬件板卡, 使用L abV IEW 软件平台实现信 号时间间隔测量的方法。详细解释了各种方 ......
安_然 测试/测量
有关FPGA加载方式的问题,急急急!
各位前辈,FPGA采用并行加载方式,现CPLD外挂一片FLASH,要求用CPLD控制加载时序,从FLASH读取代码,送入FPGA,应该怎么用CPLD控制加载时序,程序应该怎么写,有可以参考的资料吗,谢谢各位了!...
duolakk FPGA/CPLD
BlueMS apk v3.6下载
最新版本ST BlueMS apk,适用于BlueCoin,SensorTile, X-Nucleo系列开发板 不适用于STEVAL-IDB007V1 ...
朵拉A萌 意法半导体-低功耗射频
ARM启动代码的比较与实现。
ARM启动代码的比较与实现。...
ptwhero86 单片机
请教一个BootLoader的问题
购买的EEWORLDC32SS开发板,CPU地址总线为32位,板载FLASH地址为0x0H-0x3ffffH,而BootLoader的地址为0h-0x0fffH,也就是说上电复位后,系统会从FLASH中读取程序,但现在FLASH的位数为16位,而D ......
luckyboy 模拟与混合信号
全国大学生电子设计竞赛获奖作品精选1990~1994
本帖最后由 paulhyde 于 2014-9-15 03:18 编辑 超星图书下载 ...
nantangren 电子竞赛

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 955  164  1731  2707  1684  43  34  21  11  53 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved