74LVT16543 • 74LVTH16543 Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs
January 2000
Revised October 2001
74LVT16543 • 74LVTH16543
Low Voltage 16-Bit Registered Transceiver
with 3-STATE Outputs
General Description
The LVT16543 and LVTH16543 16-bit transceivers
contain two sets of D-type latches for temporary storage of
data flowing in either direction. Separate Latch Enable and
Output Enable inputs are provided for each register to per-
mit independent control of inputting and outputting in either
direction of data flow. Each byte has separate control
inputs, which can be shorted together for full 16-bit opera-
tion.
The LVTH16543 data inputs include bushold, eliminating
the need for external pull-up resistors to hold unused
inputs.
These transceivers are designed for low-voltage (3.3V)
V
CC
applications, but with the capability to provide a TTL
interface to a 5V environment. The LVT16543 and
LVTH16543 are fabricated with an advanced BiCMOS
technology to achieve high speed operation similar to 5V
ABT while maintaining low power dissipation.
Features
s
Input and output interface capability to systems at
5V V
CC
s
Bushold data inputs eliminate the need for external
pull-up resistors to hold unused inputs (74LVTH16543)
s
Also available without bushold feature (74LVT16543)
s
Live insertion/extraction permitted
s
Power Up/Down high impedance provides glitch-free
bus loading
s
Outputs source/sink
−
32 mA/
+
64 mA
s
Functionally compatible with the 74 series 16543
s
Latch-up conforms to JEDEC JED78
s
ESD performance:
Human-body model
>
2000V
Machine model
>
200V
Charged-device model
>
1000V
Ordering Code:
Order Number
74LVT16543MEA
(Preliminary)
74LVT16543MTD
(Preliminary)
74LVTH16543MEA
74LVTH16543MTD
Package Number
MS56A
MTD56
MS56A
MTD56
Package Description
56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
© 2001 Fairchild Semiconductor Corporation
DS012449
www.fairchildsemi.com
74LVT16543 • 74LVTH16543
Connection Diagram
Pin Descriptions
Pin
Names
OEAB
n
OEBA
n
CEAB
n
CEBA
n
LEAB
n
LEBA
n
A
0
–A
15
Description
A-to-B Output Enable Input (Active LOW)
B-to-A Output Enable Input (Active LOW)
A-to-B Enable Input (Active LOW)
B-to-A Enable Input (Active LOW)
A-to-B Latch Enable Input (Active LOW)
B-to-A Latch Enable Input (Active LOW)
A-to-B Data Inputs or
B-to-A 3-STATE Outputs
B
0
–B
15
B-to-A Data Inputs or
A-to-B 3-STATE Outputs
Functional Description
The LVT16543 and LVTH16543 contain two sets of D-type
latches, with separate input and output controls for each.
For data flow from A to B, for example, the A to B Enable
(CEAB) input must be LOW in order to enter data from the
A Port or take data from the B Port as indicated in the Data
I/ O Control Table. With CEAB LOW, a low signal on
(LEAB) input makes the A to B latches transparent; a sub-
sequent LOW-to-HIGH transition of the LEAB line puts the
A latches in the storage mode and their outputs no longer
change with the A inputs. With CEAB and OEAB both
LOW, the B output buffers are active and reflect the data
present on the output of the A latches. Control of data flow
from B to A is similar, but using the CEBA, LEBA and
OEBA. Each byte has separate control inputs, allowing the
device to be used as two 8-bit transceivers or as one 16-bit
transceiver.
Data I/O Control Table
Inputs
CEAB
n
H
X
L
X
L
LEAB
n
X
H
L
X
X
OEAB
n
X
X
X
H
L
Latched
Latched
Transparent
—
—
Latch Status
(Byte n)
Output
Buffers
(Byte n)
High Z
—
—
High Z
Driving
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
X
=
Immaterial
A-to-B data flow shown; B-to-A flow control is the same, except using CEBA
n
, LEBA
n
and OEBA
n
www.fairchildsemi.com
2
74LVT16543 • 74LVTH16543
Logic Diagrams
Byte 1 (0:7)
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
Byte 2 (8:15)
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
3
www.fairchildsemi.com
74LVT16543 • 74LVTH16543
Absolute Maximum Ratings
(Note 1)
Symbol
V
CC
V
I
V
O
I
IK
I
OK
I
O
I
CC
I
GND
T
STG
Parameter
Supply Voltage
DC Input Voltage
DC Output Voltage
DC Input Diode Current
DC Output Diode Current
DC Output Current
DC Supply Current per Supply Pin
DC Ground Current per Ground Pin
Storage Temperature
Value
Conditions
Units
V
V
Output in 3-STATE
Output in HIGH or LOW State (Note 2)
V
I
<
GND
V
O
<
GND
V
O
>
V
CC
V
O
>
V
CC
Output at HIGH State
Output at LOW State
V
V
mA
mA
mA
mA
mA
−
0.5 to
+
4.6
−
0.5 to
+
7.0
−
0.5 to
+
7.0
−
0.5 to
+
7.0
−
50
−
50
64
128
±
64
±
128
−
65 to
+
150
°
C
Recommended Operating Conditions
Symbol
V
CC
V
I
I
OH
I
OL
T
A
Supply Voltage
Input Voltage
HIGH-Level Output Current
LOW-Level Output Current
Free-Air Operating Temperature
Input Edge Rate, V
IN
=
0.8V–2.0V, V
CC
=
3.0V
Parameter
Min
2.7
0
Max
3.6
5.5
Units
V
V
mA
−
32
64
−
40
0
85
10
°
C
ns/V
∆
t/
∆
V
Note 1:
Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions
beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.
Note 2:
I
O
Absolute Maximum Rating must be observed.
www.fairchildsemi.com
4
74LVT16543 • 74LVTH16543
DC Electrical Characteristics
Symbol
V
IK
V
IH
V
IL
V
OH
Parameter
Input Clamp Diode Voltage
Input HIGH Voltage
Input LOW Voltage
Output HIGH Voltage
V
CC
(V)
2.7
2.7–3.6
2.7–3.6
2.7–3.6
2.7
3.0
V
OL
Output LOW Voltage
2.7
2.7
3.0
3.0
3.0
I
I(HOLD)
(Note 3)
I
I(OD)
(Note 3)
I
I
Bushold Input Over-Drive
Current to Change State
Input Current
Control Pins
Data Pins
I
OFF
I
PU/PD
Power Off Leakage Current
Power Up/Down 3-STATE
Output Current
I
OZL
(Note 3) 3-STATE Output Leakage Current
I
OZL
I
OZH
I
OZH
+
I
CCH
I
CCL
I
CCZ
I
CCZ
+
∆I
CC
3-STATE Output Leakage Current
3-STATE Output Leakage Current
3-STATE Output Leakage Current
Power Supply Current
Power Supply Current
Power Supply Current
Power Supply Current
Increase in Power Supply Current
(Note 6)
Note 3:
Applies to bushold versions only (74LVTH16543)
Note 4:
An external driver must source at least the specified current to switch from LOW-to-HIGH.
Note 5:
An external driver must sink at least the specified current to switch from HIGH-to-LOW.
Note 6:
This is the increase in supply current for each input that is at the specified voltage level rather than V
CC
or GND.
T
A
= −40°C
to
+85°C
Min
2.0
0.8
V
CC
−
0.2
2.4
2.0
0.2
0.5
0.4
0.5
0.55
75
−75
500
−500
10
±1
−5
1
±100
±100
−5
−5
5
5
10
0.19
5
0.19
0.19
Max
−1.2
Units
V
V
V
V
V
V
V
V
V
V
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
mA
mA
mA
mA
Conditions
I
I
= −18
mA
V
O
≤
0.1V or
V
O
≥
V
CC
−
0.1V
I
OH
= −100 µA
I
OH
= −8
mA
I
OH
= −32
mA
I
OL
=
100
µA
I
OL
=
24 mA
I
OL
=
16 mA
I
OL
=
32 mA
I
OL
=
64 mA
V
I
=
0.8V
V
I
=
2.0V
(Note 4)
(Note 5)
V
I
=
5.5V
V
I
=
0V or V
CC
V
I
=
0V
V
I
=
V
CC
0V
≤
V
I
or V
O
≤
5.5V
V
O
=
0.5V to 3.0V
V
I
=
GND or V
CC
V
O
=
0.0V
V
O
=
0.5V
V
O
=
3.6V
V
O
=
3.0V
V
CC
<
V
O
≤
5.5V
Outputs HIGH
Outputs LOW
Outputs Disabled
V
CC
≤
V
O
≤
5.5V,
Outputs Disabled
One Input at V
CC
−
0.6V
Other Inputs at V
CC
or GND
Bushold Input Minimum Drive
3.0
3.0
3.6
3.6
3.6
0
0–1.5V
3.6
3.6
3.6
3.6
3.6
3.6
3.6
3.6
3.6
I
OZH
(Note 3) 3-STATE Output Leakage Current
3.6
0.2
mA
Dynamic Switching Characteristics
Symbol
V
OLP
V
OLV
Parameter
Quiet Output Maximum Dynamic V
OL
Quiet Output Minimum Dynamic V
OL
V
CC
(V)
3.3
3.3
(Note 7)
T
A
=
25°C
Units
Max
V
V
Conditions
C
L
=
50 pF, R
L
=
500Ω
(Note 8)
(Note 8)
Min
Typ
0.8
−0.8
Note 7:
Characterized in SSOP package. Guaranteed parameter, but not tested.
Note 8:
Max number of outputs defined as (n). n−1 data inputs are driven 0V to 3V. Output under test held LOW.
5
www.fairchildsemi.com
单片机
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
