IDT72P51369L5BB,IDT72P51369L5BB pdf中文资料,IDT72P51369L5BB引脚图,IDT72P51369L5BB电路-Datasheet-电子工程世界

Datasheet> 器件分类 > 半导体> 其他集成电路（IC）> IDT72P51369L5BB

文档预览

IDT72P51369L5BB: 产品描述IC flow ctrl 36bit 256-bga; 产品类别半导体其他集成电路（IC）; 文件大小829KB，共87页; 制造商IDT(艾迪悌); 官网地址http://www.idt.com/

下载文档全文预览

IDT72P51369L5BB概述

IC flow ctrl 36bit 256-bga

文档预览

下载PDF文档

全文
预览

1.8V MULTI-QUEUE FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION

589,824 bits

1,179,648 bits

2,359,296 bits

4,718,592 bits

IDT72P51339

IDT72P51349

IDT72P51359

IDT72P51369

FEATURES

•

Choose from among the following memory density options:

IDT72P51339



Total Available Memory = 589,824 bits

IDT72P51349



Total Available Memory = 1,179,648 bits

IDT72P51359



Total Available Memory = 2,359,296 bits

IDT72P51369



Total Available Memory = 4,718,592 bits

Configurable from 1 to 8 Queues

Default configuration of 8 or 4 symmetrical queues

Default multi-queue device configurations

– IDT72P51339: 2,048 x 36 x 8Q

– IDT72P51349: 4,096 x 36 x 8Q

– IDT72P51359: 8,192 x 36 x 8Q

– IDT72P51369: 16,384 x 36 x 8Q

Default configuration can be augmented via the queue address

bus

Number of queues and individual queue sizes may be

configured at master reset though serial programming

200 MHz High speed operation (5ns cycle time)

3.6ns access time

Independent Read and Write access per queue

User Selectable Bus Matching Options:

•

– x36 in to x36 out

– x18 in to x36 out

– x9 in to x36 out

– x36in to x18out

– x18 in to x18 out

– x9 in to x18 out

– x36in to x9out

– x18 in to x9 out

– x9 in to x9 out

User selectable I/O: 1.5V HSTL, 1.8V eHSTL, or 2.5V LVTTL

100% Bus Utilization, Read and Write on every clock cycle

Selectable First Word Fall Through (FWFT) or IDT standard

mode of operation

Ability to operate on packet or word boundaries

Mark and Re-Write operation

Mark and Re-Read operation

Individual, Active queue flags (OR /

EF, IR

FF, PAE, PAF, PR)

8 bit parallel flag status on both read and write ports

Direct or polled operation of flag status bus

Expansion of up to 64 queues and/or 32Mb logical configura-

tion using up to 8 multi-queue devices in parallel

JTAG Functionality (Boundary Scan)

Available in a 256-pin PBGA, 1mm pitch, 17mm x 17mm

HIGH Performance submicron CMOS technology

Industrial temperature range (-40°C to +85°C) is available

Green parts available, see Ordering Information

FUNCTIONAL BLOCK DIAGRAM

MULTI-QUEUE FLOW-CONTROL DEVICE

WADEN

FSTR

WRADD

WEN

WCLK

WCS

READ CONTROL

RADEN

ESTR

RDADD

WRITE CONTROL

REN

RCLK

RCS

Din

Qout

x36, 18 or x9

DATA IN

x36, x18 or x9

DATA OUT

READ FLAGS

EF/OR

PAE

PAEn

WRITE FLAGS

FF/IR

PAF

PAFn

PRn

6716 drw01

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

2005

AUGUST 2005

DSC-6716/3

IDT72P51339/72P51349/72P51359/72P51369 1.8V, MQ FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

Table of Contents

Features ........................................................................................................................................................................................................................ 1

Description ................................................................................................................................................................................................................... 5

Pin configuration ......................................................................................................................................................................................................... 7

Detailed Description .................................................................................................................................................................................................... 8

Pin Descriptions ......................................................................................................................................................................................................... 10

Pin number table ........................................................................................................................................................................................................ 16

Recommended DC operating conditions ................................................................................................................................................................ 17

Absolute maximum ratings ........................................................................................................................................................................................ 17

DC electrical characteristics ..................................................................................................................................................................................... 18

AC electrical characteristics ...................................................................................................................................................................................... 20

Functional description .............................................................................................................................................................................................. 22

Serial Programming .............................................................................................................................................................................................. 23

Default Programming ............................................................................................................................................................................................ 23

Parallel Programming ........................................................................................................................................................................................... 23

Queue Description ..................................................................................................................................................................................................... 25

Configuration of the IDT Multi-queue flow-control device ....................................................................................................................................... 25

Standard mode operation ..................................................................................................................................................................................... 26

Read Queue Selection and Read Operation ......................................................................................................................................................... 27

Switching Queues on the Write Port ...................................................................................................................................................................... 29

Switching Queues on the Read Port ..................................................................................................................................................................... 31

Flag Description ......................................................................................................................................................................................................... 42

PAFn Flag Bus Operation ..................................................................................................................................................................................... 42

Full Flag Operation ............................................................................................................................................................................................... 42

Empty or Output Ready Flag Operation (EF/OR) .................................................................................................................................................. 42

Almost Full Flag .................................................................................................................................................................................................... 43

Almost Empty Flag ................................................................................................................................................................................................ 43

Packet Ready Flag ............................................................................................................................................................................................... 47

Packet Mode Demarcation bits .............................................................................................................................................................................. 49

JTAG Interface ............................................................................................................................................................................................................ 82

JTAG AC electrical characteristics ............................................................................................................................................................................ 86

Ordering Information ................................................................................................................................................................................................. 87

List of Tables

Table 1 — Device programming mode comparison ........................................................................................................................................................ 22

Table 2 — Setting the queue programming mode during master reset ............................................................................................................................. 22

Table 3 — Mode Configuration ...................................................................................................................................................................................... 25

Table 4 — Write Address Bus, WRADD[7:0] ................................................................................................................................................................... 26

Table 5 — Read Address Bus, RDADD[7:0] .................................................................................................................................................................. 27

Table 6 — Write Queue Switch Operation ...................................................................................................................................................................... 30

Table 7 — Read Queue Switch Operation ..................................................................................................................................................................... 32

Table 8 — Same Queue Switch ..................................................................................................................................................................................... 32

Table 9 — Flag operation boundaries and Timing .......................................................................................................................................................... 45

Table 10 — Packet Mode Valid Byte for x36 bit word configuration ................................................................................................................................. 48

Table 11 — Bus-Matching Set-Up .................................................................................................................................................................................. 52

AUGUST 4, 2005

IDT72P51339/72P51349/72P51359/72P51369 1.8V, MQ FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures

Figure 1. Multi-Queue Flow-Control Device Block Diagram .............................................................................................................................................. 6

Figure 2a. AC Test Load ................................................................................................................................................................................................ 19

Figure 2b. Lumped Capacitive Load, Typical Derating ................................................................................................................................................... 19

Figure 3. Reference Signals .......................................................................................................................................................................................... 22

Figure 4. Device Programming Hierarchy ..................................................................................................................................................................... 24

Figure 5. IDT Standard mode illustrated (Read Port) ..................................................................................................................................................... 25

Figure 6. First Word Fall Through (FWFT) mode illustrated (Read Port) ........................................................................................................................ 25

Figure 7. Write Port Switching Queues Signal Sequence ................................................................................................................................................ 29

Figure 8. Switching Queues Bus Efficiency ..................................................................................................................................................................... 29

Figure 9. Simultaneous Queue Switching ....................................................................................................................................................................... 30

Figure 10. Read Port Switching Queues Signal Sequence ............................................................................................................................................. 31

Figure 11. Switching Queues Bus Efficiency ................................................................................................................................................................... 31

Figure 12. Simultaneous Queue Switching ..................................................................................................................................................................... 32

Figure 13. MARK and Re-Write Sequence .................................................................................................................................................................... 33

Figure 14. MARK and Re-Read Sequence ................................................................................................................................................................... 33

Figure 15. MARKing a Queue in Packet Mode - Write Queue MARK ............................................................................................................................. 34

Figure 16. MARKing a Queue in Packet Mode - Read Queue MARK ............................................................................................................................ 34

Figure 17. UN-MARKing a Queue in Packet Mode - Write Queue UN-MARK ................................................................................................................ 35

Figure 18. UN-MARKing a Queue in Packet Mode - Read Queue UN-MARK ............................................................................................................... 35

Figure 19. MARKing a Queue in FIFO Mode - Write Queue MARK ............................................................................................................................... 37

Figure 20. MARKing a Queue in FIFO Mode - Read Queue MARK .............................................................................................................................. 37

Figure 21. UN-MARKing a Queue in FIFO Mode - Write Queue UN-MARK .................................................................................................................. 38

Figure 22. UN-MARKing a Queue in FIFO Mode - Read Queue UN-MARK ................................................................................................................. 38

Figure 23. Leaving a MARK active on the Write Port ...................................................................................................................................................... 39

Figure 24. Leaving a MARK active on the Read Port ..................................................................................................................................................... 39

Figure 25. Inactivating a MARK on the Write Port Active ................................................................................................................................................. 40

Figure 26. Inactivating a MARK on the Read Port Active ................................................................................................................................................ 40

Figure 27. 36bit to 36bit word configuration .................................................................................................................................................................... 49

Figure 28. 36bit to 18bit word configuration .................................................................................................................................................................... 49

Figure 29. 36bit to 9bit word configuration ...................................................................................................................................................................... 49

Figure 30. 18bit to 36bit word configuration .................................................................................................................................................................... 50

Figure 31. 18bit to 18bit word configuration .................................................................................................................................................................... 50

Figure 32. 18bit to 9bit word configuration ...................................................................................................................................................................... 50

Figure 33. 9bit to 36bit word configuration ...................................................................................................................................................................... 51

Figure 34. 9bit to 18bit word configuration ...................................................................................................................................................................... 51

Figure 35. 9bit to 9bit word configuration ........................................................................................................................................................................ 51

Figure 36. Bus-Matching Byte Arrangement ................................................................................................................................................................... 53

Figure 37. Master Reset ................................................................................................................................................................................................ 54

Figure 38. Default Programming .................................................................................................................................................................................... 55

Figure 39. Parallel Programming ................................................................................................................................................................................... 56

Figure 40. Queue Programming via Write Address Bus .................................................................................................................................................. 57

Figure 41. Queue Programming via Read Address Bus ................................................................................................................................................. 57

Figure 42. Serial Port Connection for Serial Programming .............................................................................................................................................. 57

Figure 43. Serial Programming ...................................................................................................................................................................................... 58

Figure 44. Write Queue Select, Write Operation and Full Flag Operation ........................................................................................................................ 59

Figure 45. Write Queue Select and Mark ....................................................................................................................................................................... 60

Figure 46. Write Operations in First Word Fall Through mode ....................................................................................................................................... 61

Figure 47. Full Flag Timing in Expansion Configuration .................................................................................................................................................. 62

Figure 48. Read Queue Select, Read Operation (IDT mode) ......................................................................................................................................... 63

Figure 49. Read Queue Select, Read Operation (FWFT mode) ..................................................................................................................................... 64

Figure 50. Read Queue Select and Mark (IDT mode) .................................................................................................................................................... 65

Figure 51. Output Ready Flag Timing (In FWFT Mode) ................................................................................................................................................. 66

Figure 52. Read Queue Selection with Read Operations (IDT mode) ............................................................................................................................. 67

Figure 53. Read Queue Select, Read Operation and OE Timing .................................................................................................................................... 68

Figure 54. Writing in Packet Mode during a Queue change ............................................................................................................................................ 69

AUGUST 4, 2005

IDT72P51339/72P51349/72P51359/72P51369 1.8V, MQ FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures (Continued)

Figure 55. Reading in Packet Mode during a Queue change ......................................................................................................................................... 70

Figure 56. Writing Demarcation Bits (Packet Mode) ........................................................................................................................................................ 71

Figure 57. Data Output (Receive) Packet Mode of Operation ......................................................................................................................................... 72

Figure 58. Almost Full Flag Timing and Queue Switch .................................................................................................................................................... 73

Figure 59. Almost Full Flag Timing ................................................................................................................................................................................. 73

Figure 60. Almost Empty Flag Timing and Queue Switch (FWFT mode) ......................................................................................................................... 74

Figure 61. Almost Empty Flag Timing ............................................................................................................................................................................. 74

Figure 62.

PAEn/PRn

- Direct Mode - Status Word Selection ......................................................................................................................................... 75

Figure 63.

PAFn

- Direct Mode - Status Word Selection ................................................................................................................................................. 75

Figure 64.

PAEn

- Direct Mode, Flag Operation ............................................................................................................................................................. 76

Figure 65.

PAFn

- Direct Mode, Flag Operation ............................................................................................................................................................. 77

Figure 66.

PAFn

Bus - Polled Mode .............................................................................................................................................................................. 78

Figure 67. Expansion using ID codes ............................................................................................................................................................................ 79

Figure 68. Expansion using

WCS/RCS

......................................................................................................................................................................... 80

Figure 69. Expansion Connection Read Chip Select (RCS) ........................................................................................................................................... 81

Figure 70. Expansion Connection Write Chip Select (WCS) ........................................................................................................................................... 81

Figure 71. Boundary Scan Architecture ......................................................................................................................................................................... 82

Figure 72. TAP Controller State Diagram ....................................................................................................................................................................... 83

Figure 73. Standard JTAG Timing .................................................................................................................................................................................. 86

AUGUST 4, 2005

推荐资源

高能效单片三相三路电流检测BLDC驱动器，你知道吗？

一种税控收款机打印模块电机的驱动电路: 着“金税工程”的推广实施，税控收款机的客户群不断地在增加，税控收款机的市场容量越来越大。税控收款机打印模块电机的控制对收款机的品质影响比较大。本文将介绍打印机驱动芯片MTD2003F，并介 ......; rain 单片机

大赛C题论文询问: 本帖最后由 paulhyde 于 2014-9-15 04:03 编辑大家认为大赛中C题智能小车论文中提到的理论分析和计算都应该写些什么呢？想不到什么要特别计算的，应用的都是一些传感器。有识之士回帖。。 ......; 党_1113 电子竞赛

CN5609LED恒流驱动电路讨论: 最近想找个能驱动35W的LED芯片，可是这样的驱动芯片不好找，于是用CN5609，打算3串3并，恒流输出1A电压，每路330mA，12V铅蓄电池供电，理论这样应该可行，于是就照参考电路做了板子，可是并不理 ......; 408584884 LED专区

求助，怎样对霍尔电流传感器器进行保护？: 为了测量电解电源，我选用霍尔电流传感器来测量电解电源输出的直流电流。霍尔电流传感器输出的电压信号或者电流信号进入AD再进入单片机。传感器的厂家的人提醒我，传感器进入AD之前需要加一 ......; chemical 传感器

这究竟是什么电路: 那位高手能给小弟分析一下这个电路图啊？特别是运放LM358的所起的作用是什么？:Sad: 本帖最后由土星雨于 2012-4-20 12:12 编辑 ]...; 土星雨模拟电子

fpga的下载问题: 我目前在使用altera 的cyclone EP28 ,在程序下载的过程中出现一个奇怪的问题。使用quartusII打开programmer，点击start按钮，出现以下错误： Error: Can't access JTAG chain Error: Oper ......; eplj_163 FPGA/CPLD

ARM架构中的程序执行与调用

1. 几个名词 ABI ：可执行文件必须遵守的规范，以在特定执行环境中运行；单独产生的可重定址的文件必须遵守的规范，以用来链接和执行。 EABI: 适用于嵌入式环境的ABI PCS：程序调用规范（Procedure Call Standard） AAPCS： PCS for ARM Architecture AAPCS定义了单独编译、单独汇编的程序是如何一起工作的。 Ro...[详细]
一种蓝牙无线显示屏系统的设计方案

　　引言　　蓝牙技术是一种用于替代有线电缆的短距离无线通信技术。它是由多家公司发起的SIG组织制定的无线通信技术标准，目的是取代现有的PC、打印机、传真机、移动电话和家庭网关等设备上的有线接口，为个人提供语音数据和普通数据的无线传输。蓝牙设备的工作频段选在全世界范围内都可以自由使用的 2.4 GHz的ISM频段;成本低，功耗低，体积小，通信距离短，安全性高，能够同时传送普通数据和语音...[详细]
新能源汽车的不稳定因素目前都有哪些

随着汽车的逐渐增多，环境压力也逐渐变得越来越大。也是这个时候，有人说新能源汽车节能环保，和传统用油的汽车有很大不同，这着实吸引了一大批受众。那么新能源到底能不能买呢？这个问题其实是非常困扰消费者的。如果你在北上广一线城市的话，新能源汽车是没有什么大问题的。毕竟现在的大环境下，大城市还是非常主要节能的，而新能源车牌也确实是一个非常有诱惑力的标签。但如果你所在的城市限行，上牌不需要摇号等，还是...[详细]
和燃油车相比电动汽车是否续航更久

无论是电动车还是普通的燃油车，对于绝大多数购车者来说，最终的使用成本都是他们最关心的，对于燃油车来说，如何省油是驾驶者最在意的地方，那么对于电动车来说，如何省电就成为了驾驶者最在意的地方，今天我们就来聊聊对于电动车来说怎么开才能更省电。对于开惯了燃油车的老司机来说，高速巡航状态一定是大家最喜欢的行驶场景了，毕竟在这种情况下车辆的油耗非常低，也许平常一箱油只能跑四五百公里，但是如果全程高速的...[详细]
『新品发布』共模半导体重磅发布高效率小尺寸降压电源模块GM6506系列产品

共模半导体正式发布其最新一代电源管理芯片—GM6506系列，这是一个完全集成的高频同步整流降压电源模块，内部集成了电感和多个关键器件，简化了电路设计。这款芯片凭借其卓越的性能、低功耗设计以及广泛的应用场景，为各种高要求的电源应用提供了理想的解决方案。无论是光通信、服务器、电信，还是工业及自动化测试领域，GM6506都能满足高效、稳定电源需求。一产品介绍 GM6506 是一个非...[详细]
stm32相关笔记——ADC部分

我们在学习一门技术的时候，应该对它的理论部分有所了解，然后才能在实践中进一步加深理解，进而掌握。对于stm32来说，我认为学习的时候应该先仔细阅读相关的参考手册，然后再动手实践，这样才能理解得更加透彻，掌握得更加牢固！今天记录一下我学习stm32的ADC部分的了解。 1.介绍小结：stm32的ADC有18个通道（16个外部通道+2个内部通道），有单次、连续、扫描和间断四种模式，ADC...[详细]
电动汽车有辐射，长期驾驶会致癌？

随着我国电动汽车的高速发展，人们也开始关注到电动汽车的辐射问题，我们都知道手机是有辐射的，那么比手机电池大几十倍的电动车是否辐射更大？会不会对人体造成伤害呢？今天我们就来聊聊有关辐射的那些事儿。现如今，只要我们还活着就无法避免辐射，像太阳光、电脑、手机、微波炉、wifi等都会产生一定量的辐射。只要温度在绝对零度以上，都会以电磁波或者是粒子的形式对外输送热量，这种方式就叫做辐射，但是根据其能...[详细]
汽车电子的关键是什么

车辆采用的电子系统IC复杂性逐渐提高，希望借由执行人工智能（AI）算法控制自驾功能，同时也需满足《道路车辆功能安全ISO 26262》标准（以下简称《ISO 26262》）要求。因此，IC设计公司也正快速采用完整性的测试解决方案，以便达到相关标准要求。确保车辆电子能稳定的作法之一就是在功能运转期间执行定期测试，也就是在逻辑与存储器利用内建自我测试（Built-in Self Test;BI...[详细]
基于DIL的转向系统SOTIF场景开发分析

【摘要】为了提高智能网联汽车横向主动安全，将转向系统（EPS）的非预期功能安全场景识别和定义融入系统设计与开发环节。结合场景域分析、等价类和边界值技术，通过解构EPS相关车辆模型变体和横向运动场景，从EPS已知的运行场景中拓展出更多可能存在风险的工作场景。同时，利用基于半实物仿真的驾驶员在环系统（DIL），凭借其“人-车-环境”闭环的优势，使得更多未知风险场景转变为有效的已知场景，进而优化现有...[详细]
燃油车进入智能化拐点，电子电气架构“下放”

过去十年，燃油车的叙事始终是“衰退”与“替代”。在新能源汽车的攻势下，传统车企被迫在电动化的转型赛道上加速。但真正能延长燃油车生命力的，不是新的动力总成，而是智能化架构的“下放”。大众与小鹏联合开发的CEA区域控制电子电气架构，原本是为电动车设计的集中式计算系统，如今正被移植到燃油与混合动力车型。这不是一次简单的技术平移，而是对燃油车定义的重塑：它不再只是依赖机械性能的过渡产品...[详细]
STM32 Keil C++编写单片机程序

C++ 属于面向对象的编程语言，OOP的思想不必多说，特别对于复杂的软件工程来说，利用OOP绝对是事半功倍，相对于传统的C来说；当然用C来写单片机程序无可厚非，已经延续了一个传统，从大学时学的开始到工作岗位，好多人都是一直用C来做，但是既然Keil支持C++编译，可以用C++来编写你的代码，可以利用高级语言来结构化，清晰化你的程序，为嘛不用呢！哈哈，个人看法！下面进入正题： C+...[详细]
智能家居之心语枕头

引言在现今的社会中，忙碌的日子使人们长期处于高压力的状态下，这无形中对我们的健康已经造成极大的威胁。因此，如何有效地舒解压力成为当今刻不容缓的一道课题。 “互引”是一种自然现象，同时存在于各个实体中。举例来说，两个很接近的时钟，配有一样的钟摆，即使让它们由不同的时间开始运转，仍会因“互引作用”互相影响而产生相同的摆动频率。音乐同样会对体内的律动如心跳、呼吸和脑波动等产生互引作用。而这些身体的...[详细]
决定自动驾驶激光雷达感知质量的因素有哪些？

激光雷达（LiDAR）对于自动驾驶汽车来说，就是让自动驾驶汽车“看得见路”的感觉器官，它的工作原理简单描述，就是将激光束打出去、把回波接回来，最后生成三维点云的交通环境。对于车企来说，并不是把“激光雷达”挂在车上，就意味着车辆一定能够能看得清楚、判断得准交通环境，其实激光雷达探测环境的好坏有非常多的影响因素。先从对于激光雷达最重要的，也是直观的“看得多远、看得多细、看得多稳”这三件...[详细]
10BASE-T1S 以太网如何简化汽车应用中的分区架构

摘要现代汽车力求提供和家里一样的舒适性和娱乐功能，因此，行业对电子控制单元(ECU)的需求呈现爆发式增长。然而，传统的总线技术和电气/电子（E/E）架构已经难以满足这种需求。本文探讨以太网技术如何革新汽车空间，塑造完全互联的智能体验。简介自从1968年大众汽车率先将电子控制单元(ECU)应用于汽车以来，这种控制车辆各个部件运行的装置便得到了迅速普及。为了让驾乘者在车内也能享受到...[详细]
瑞萨电子推出创新三电平拓扑结构的全新USB-C电源解决方案

瑞萨电子推出创新三电平拓扑结构的全新USB-C电源解决方案，在提升性能的同时缩小系统尺寸全新解决方案兼顾卓越的热效率和优异的功率损耗，适用于多端口USB-PD充电器、便携式电源站等多种应用 2025 年 8 月 20 日，中国北京讯 - 全球半导体解决方案供应商瑞萨电子今日宣布推出RAA489300/RAA489301高性能降压控制器。该新款控制器采用三电平降压拓扑结构，专为U...[详细]

器件捷径: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多