电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CN3120-300EXP

产品描述Microprocessor, 300MHz, CMOS, PBGA868, BGA-868
产品类别嵌入式处理器和控制器    微控制器和处理器   
文件大小220KB,共2页
制造商Cavium Networks
下载文档 详细参数 全文预览

CN3120-300EXP概述

Microprocessor, 300MHz, CMOS, PBGA868, BGA-868

CN3120-300EXP规格参数

参数名称属性值
厂商名称Cavium Networks
包装说明BGA,
Reach Compliance Codeunknown
边界扫描NO
格式FIXED POINT
集成缓存YES
JESD-30 代码X-PBGA-B868
低功率模式NO
端子数量868
封装主体材料PLASTIC/EPOXY
封装代码BGA
封装形状UNSPECIFIED
封装形式GRID ARRAY
速度300 MHz
表面贴装YES
技术CMOS
端子形式BALL
端子位置BOTTOM
uPs/uCs/外围集成电路类型MICROPROCESSOR
Base Number Matches1

文档预览

下载PDF文档
Processor Innovation for Intelligent Networks
Multi-Core MIPS64 Processors
R
OCTEON CN31XX Single and Dual Core MIPS64 Based SoCs
TM
Product Brief
OVERVIEW
The OCTEON CN31XX family of Single and Dual Core MIPS64 processors targets intelligent networking, control plane, storage,
and wireless applications in next-generation equipment from hundreds of Mbps to 2 Gbps performance. This cost-effective
family consists of 8 different software-compatible parts, with one or two cnMIPS64 cores on a single chip that integrate
next-generation I/Os, including gigabit Ethernet and USB 2.0, along with the most advanced security and application hardware
acceleration to deliver a 3x+ performance, power and real-estate value proposition over alternatives.
FEATURES
Custom CPU cores optimized for networking
1-2 cnMIPS™ CPU cores (MIPS64/32 compatible) with
MMU
Available in 300 MHz to 500 MHz versions
Enhanced MIPS64 integer (Release 2) instruction set
Dual-issue, five-stage pipeline, optimized latencies
Auto instruction pre-fetching and advanced data
pre-fetching
features to minimize memory stalls
BENEFITS
Market-leading performance
Up to 2 Billion instructions per second
500 Mbps to 2 Gbps application performance
-
Up to 2 Gbps 64B IP forwarding
-
Up to 2 Gbps for TCP, IPsec, SSL, compression/
decompression
-
Up to 1 Gbps for Regular Expression
Support for voice, video and data with integrated hardware
Queuing, scheduling
Very low latency for real-time traffic
High-performance coherent memory subsystem
256KB ECC protected 4-way set associative L2 cache with
locking, partitioning features for optimal performance
Integrated mainstream 64/72b DDR2 memory controller with
ECC, up to DDR2-667
Optional, additional low-latency 16-bit DDR2-667 for content
based processing and meta-data
Reduced BOM cost with essential interfaces for next
generation networking equipment
Glueless support for switching, WLAN, voice and video
High-speed USB 2.0 enables printer, storage connectivity
Integrated coprocessors for application acceleration
Packet I/O processing, QoS, TCP, Acceleration
Support for IPsec, SSL, SRTP, WLAN security (includes
DES, 3DES, AES (up to 256-bit), SH-A1, SHA-2 up to
SHA-512, RSA, DH)
Regular expression, compression/de-compression
Flexible architecture allows host and coprocessor
Implementations
Industry-standard programming model without any need
for proprietary tools or micro-coding
Fully software compatible with OCTEON CN38XX, CN36XX,
CN30XX to deliver 1-16 CPU scalability
Integrated high-performance networking interfaces
Up to 3 Configurable Ethernet I/Os - 3x 10/100/1000
Ethernet MACs (RGMII) or 1x RGMII + 1x GMII
Integrated 32-bit, 100 MHz PCI/PCI-X host or slave
TDM/PCM interface for glueless VoIP support
USB 2.0, high-speed (480 Mbps), host with integrated PHY
OCTEON CN31XX - Block Diagram
16-bit DDR2
Optional
RNG
RNG
Boot/flash
GPIO
2xUART
8x RegEx
8x RegEx
Engines
Engines
Hyper Access Low Latency
Hyper Access Low Latency
Memory Controller
Memory Controller
Misc I/O
Misc I/O
PCI-X
PCI-X
TCP Unit
TCP Unit
Sched/
Sched/
Synch/
Synch/
Order
Order
Packet
Security
MIPS64 r2
Integer
32K Icache
8K Dcache
2K Write Buffer
1-2
cnMIPS
cores
Packet
Security
MIPS64 r2
Integer
32K Icache
8K Dcache
2K Write Buffer
PCI 32-bit
100 MHz
TDM/PCM
USB 2.0
Host w/PHY
TDM/PCM
TDM/PCM
USB
USB
Compress
Compress
/
/
Decomp
Decomp
I/O Bus
Packet
Packet
Input
Input
I/O
I/O
Bridge
Bridge
Coherent Bus
Hyper
Hyper
Access
Access
Memory
Memory
Controller
Controller
72-bit wide – DDR II
up to DDR2 - 667 MHz
805 East Middlefield Road
Mountain View, CA 94043
T
650.623.7000
F
650.625.9751
E
sales@caviumnetworks.com
www.caviumnetworks.com
3x RGMII
or
1x RGMII +
1x GMII
Packet
Packet
Interface
Interface
Packet
Packet
Output
Output
256KB Shared
256KB Shared
L2 Cache
L2 Cache

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1434  1439  126  1198  1788  8  34  5  35  12 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved