电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

C0805COG500-331KSN6R

产品描述Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, C0G, -/+30ppm/Cel TC, 0.00033uF, 0805,
产品类别无源元件    电容器   
文件大小1022KB,共14页
制造商VENKEL LTD
标准
下载文档 详细参数 全文预览

C0805COG500-331KSN6R概述

Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, C0G, -/+30ppm/Cel TC, 0.00033uF, 0805,

C0805COG500-331KSN6R规格参数

参数名称属性值
是否Rohs认证符合
Objectid893712064
包装说明, 0805
Reach Compliance Codecompliant
ECCN代码EAR99
电容0.00033 µF
电容器类型CERAMIC CAPACITOR
介电材料CERAMIC
高度1.397 mm
JESD-609代码e3
长度2.032 mm
多层Yes
负容差10%
端子数量2
最高工作温度125 °C
最低工作温度-55 °C
封装形式SMT
包装方法TR
正容差10%
额定(直流)电压(URdc)50 V
系列C
尺寸代码0805
温度特性代码C0G
温度系数30ppm/Cel ppm/°C
端子面层Matte Tin (Sn) - with Nickel (Ni) barrier
宽度1.27 mm

文档预览

下载PDF文档
Ceramic Chip Capacitors
Multilayer chip capacitors have a low residual inductance, an excellent frequency
response and minimal stray capacitance since there are no leads. These characteristics
enable design to be very close to the theoretical values of the capacitors.
NP0/C0g:
15%
10%
5%
0%
-5%
-10%
-15%
-55°C
-25°C
0°C
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
TEMPERATURE VOLTAGE COEFFICIENT:
DISSIPATION FACTOR:
INSULATION RESISTANCE:
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
25°C
50°C
75°C
100°C
125°C
CAPACITANCE TOLERANCE:
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
TEMPERATURE VOLTAGE COEFFICIENT:
DISSIPATION FACTOR:
-55°C to +125°C
0 ±30PPM/°C
0 ±30PPM/°C
0.1% MAX.
>1000 ohms F or 100 G ohms, whichever is less at 25°C, VDCW.
(The IR at 125°C is 10% of the value at 25°C)
None
>2.5 times VDCW
1MHz ± 100KHz at 1.0 ± 0.2 Vrms
100 pF, 25°C
1KHz ± 100Hz at 1.0 ± 0.2 Vrms > 100 pF, 25°C
B,C,D,F,G,J,K
-55°C to +125°C
0 ±15%∆°C MAX.
X7R not applicable
For 50 volts and 100 volts: 2.5% MAX.;
For 25 Volts 3.5 %( 0201, 0402, 0603, sizes
If 7% Max, for Values
0.33uF) for 16 Volts: 3.5% Max (except 0402
0.33uF & 0603
0.15uF DF is 5% Max)
For 10 Volts: 5% Max
For 6.3 Volts: 10% Max
For Values
10uF For all voltage offerings, the DF is 10% Max
>1000 ohms F or 100 G ohms, whichever is less at 25°C, VDCW.
(The IR at 125°C is 10% of the value at 25°C)
2.5% per decade hour, typical
>2.5 times VDCW
1KHz ± 100Hz at 1.0 ± 0.2 Vrms > 100 pF, 25°C
J,K,M
-55°C to +85°C
0 ±15%∆°C MAX.
X5R not applicable
For 50 Volts and 100 Volts 2.5% Max
For 25 Volts: 3.5% Max (0201, 0402, 0603,
0.33uF DF is 7% Max)
For 16 Volts: 3.5% Max (except 0402
0.33uF & 0603
0.15uF DF is
5% Max)
For 10 Volts 5.0% Max; For 4.0 Volts and 6.3Volts: 10% Max
For values
10uF the D.F. is 10% Max.
>1000 ohms F or 100 G ohms, whichever is less
at 25°C, VDCW. (10,000 ohms at 125°C)
2.5% per decade hour, typical
>2.5 times VDCW
1KHZ ± 100Hz at 1.0 ± 0.2 Vrms > 100 pF, 25°C
K,M
+10°C to +85°C
+22% - 56%∆°C MAX.
4.0% MAX.
>100 ohms F or 10 G ohms, whichever is less at 25°C, VDCW.
5% per decade hour, typical
>2.5 times VDCW
1KHz ± 100Hz at 0.5 ± 0.1 Vrms, 25°C
M,Z
-30°C to +85°C
+22% - 82%∆°C MAX.
For 25 volts and 50 volts: 5% MAX.;
For 16 volts: 7% MAX.; For 10 volts: 9% MAX.;
For 6.3 volts: 11% MAX.
For higher Cap values > 10µF, the D.F. is 20% MAX.
>100 ohms F or 10 G ohms, whichever is less at 25°C, VDCW.
7% per decade hour, typical
>2.5 times VDCW
1KHz ± 100Hz at 1.0 ± 0.2 Vrms, 25°C
M,Z
X7R:
15%
10%
5%
0%
-5%
-10%
-15%
-55°C
-25°C
0°C
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
INSULATION RESISTANCE:
25°C
50°C
75°C
100°C
125°C
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
*
CAPACITANCE TOLERANCE:
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
TEMPERATURE VOLTAGE COEFFICIENT:
DISSIPATION FACTOR:
X5R:
15%
10%
5%
0%
-5%
-10%
-15%
-55°C
-25°C
0°C
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
INSULATION RESISTANCE:
25°C
50°C
75°C
100°C
125°C
Z5U:
20%
0%
-20%
-40%
-60%
-80%
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
*
CAPACITANCE TOLERANCE:
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
DISSIPATION FACTOR:
INSULATION RESISTANCE:
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
CAPACITANCE TOLERANCE:
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
DISSIPATION FACTOR:
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
-55°C
-25°C
0°C
25°C
50°C
75°C
100°C
125°C
Y5V:
40%
20%
0%
-20%
-40%
-60%
-80%
-100%
-55°C
-25°C
0°C
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
25°C
50°C
75°C
100°C
125°C
INSULATION RESISTANCE:
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
*
CAPACITANCE TOLERANCE:
5
1KHz ± 100Hz at 1.0 ± 0.2 Vrms
<
10uF (10 V min.)
1KHz ± 100Hz at 0.5 ± 0.1 Vrms
<
10uF (6.3V max.)
120Hz ± 24Hz at 0.5 ± 0.1 Vrms
10uF
All components in this section are RoHS compliant per the EU directives and definitions.
*
Test parameters for High Value Caps - X7R, X5R and Y5V:
syplify综合器评价
评定综合好坏最重要的两个指标:速度是否快和面积是否小;synplify是专门针对FPGA/CPLD的逻辑综合工具;synplify两个最显著的特点是BEST和Timing driven引擎,使得综合结果在速度和面积上都达到 ......
eeleader FPGA/CPLD
早上下了像泡沫塑料一样的雪~
早上下了像泡沫塑料一样的雪,粘在行人身上,头发上,半天不掉也不化,想起了小时候港台古装片~ 要不上亲身遇上,真以为是假的呢...
Melinda123 聊聊、笑笑、闹闹
【树莓派4B测评】树莓派4的IP地址设定,源更换,增加开机键和散热。
树莓派4的IP地址设定,源更换,增加开机键和散热。 1,固定IP地址设定 树莓派安装完系统以后默认是自动获取IP,为了方便调试,需要将树莓派设定为固定IP地址,新的树莓派不像以前的系统需 ......
tagetage 测评中心专版
基于光纤和FPGA的高速串行实时通信总线设计
高速串行的实时通信是CNC 控制技术的发展方向和研究热点。本文介绍了自主研发的高速串行实时通信总线,其中重点阐述了总线的硬件架构设计,对总线通信协议和总线驱动程序开发做了简要介绍。并 ......
eeleader FPGA/CPLD
CMOS电路的ESD保护结构设计
ESD(静电放电)是CMOS电路中最为严重的失效机理之一,严重的会造成电路自我烧毁。论述了CMOS集成电路ESD保护的必要性,研究了在CMOS电路中ESD保护结构的设计原理,分析了该结构对版图的相关 ......
fish001 模拟与混合信号
AD采样输入问题?
想设计一个电路能够采集±10V的电压输入的电路。设计的思路是将±10V的电压转换成0-20V的直流,然后将0-20V的直流衰减到0-5V输给AD进行转换。请问高手使用什么电路可以完成上诉功能 ......
bigbat 模拟电子

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 831  1998  2589  863  1253  17  41  53  18  26 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved