Model 635
Low Jitter
LVPECL or LVDS Clock Oscillator
•
•
•
•
•
•
•
•
•
•
•
FEATURES
Standard 7.0mm x 5.0mm, 6-Pad Surface Mount Package
Low Phase Jitter, 0.7ps RMS Maximum
LVPECL or LVDS Output
Fundamental and 3
rd
Overtone Crystal Designs
Frequency Range 10 – 320 MHz
Frequency Stability ±50 ppm Standard
Operating Voltages +2.5Vdc or +3.3Vdc
Operating Temperature to -40°C to +85°C
Output Enable Standard
Tape & Reel Packaging Standard, EIA-418
RoHS/Green Compliant [6/6]
APPLICATIONS
Model 635 is ideal for applications such as broadband access, SerDes, Ethernet/Gigabit Ethernet, SONET/SDH
and optical networking.
ORDERING INFORMATION
635
OUTPUT TYPE
P = LVPECL - Pin 1 Enable [std]
L = LVDS - Pin 1 Enable [std]
E = LVPECL - Pin 2 Enable [opt]
V = LVDS - Pin 2 Enable [opt]
FREQUENCY STABILITY
6
5
3
2
=
=
=
=
±
±
±
±
20 ppm
1
25 ppm
50 ppm
100 ppm
M
FREQUENCY IN MHz
M - indicates MHz and decimal point.
2
SUPPLY VOLTAGE
2 = 2.5 Vdc
3 = 3.3 Vdc
OPERATING TEMPERATURE RANGE
A = -10°C to +60°C
C = -20°C to +70°C
I = -40°C to +85°C
2
1] Consult factory for availability of 6I Stability/Temperature combination.
2] Frequency is recorded with 3 significant digits before the ‘M’ and 4 significant digits after the ‘M’ (including zeros).
See Table I for part number frequency codes that exceed 4 significant digits.
[Ex. XXXMXXXX (008M0000), XXXMXXXX (049M1520), XXXMXXXX (122M8800)]
Not all performance combinations and frequencies may be available.
Contact your local CTS Representative or CTS Customer Service for availability.
PACKAGING INFORMATION
[reference]
Device quantity is 1k pcs. maximum per 180mm reel.
Table I
NOMINAL FREQUENCY
[MHz]
025.000625
101.575694
125.009375
148.351648
153.600770
156.253906
178.018970
CTS PART NUMBER
FREQUENCY CODE
025M0006
101M5756
125M0093
148M351A
153M6007
156M2539
178M0189
Document No. 008-0284-0
Page 1- 3
Rev. E
www.ctscorp.com
Model 635
7.0mm x 5.0mm Low Jitter
LVPECL or LVDS Clock
ELECTRICAL CHARACTERISTICS
PARAMETER
Maximum Supply Voltage
Storage Temperature
Frequency Range
LVPECL
LVDS
Frequency Stability
Operating Temperature
Commercial
Industrial
Supply Voltage
Supply Current
LVPECL
LVDS
Start Up Time
T
S
tjrms
pjrms
Standby
V
IH
V
IL
T
PLZ
T
PLZ
R
L
SYM
V
OH
V
OL
V
OH
V
OL
T
R
, T
F
R
L
SYM
V
OD
V
OS
V
OH
V
OL
T
R
, T
F
Pin 1 or 2 Logic '1', Output Enabled
Pin 1 or 2 Logic '0', Output Disabled
Pin 1 or 2 Logic '0' , Output Disabled
Pin 1 or 2 Logic '1', Output Enabled
Terminated to V
CC
- 2.0V
@ V
CC
- 1.3V
PECL Load, -20°C to +70°C
PECL Load, -20°C to +70°C
PECL Load, -40°C to +85°C
PECL Load, -40°C to +85°C
@ 20% - 80% Levels
Between Outputs
@ 1.25V
R
L
= 100 Ohms
LVDS Load
LVDS Load
LVDS Load
@ 20% - 80% Levels
0.7*V
CC
-
-
-
-
45
V
CC
- 1.025
V
CC
- 1.810
V
CC
- 1.085
V
CC
- 1.830
-
-
45
247
1.125
-
0.90
-
-
-
-
-
50
-
-
-
-
-
0.3
100
-
350
1.25
1.43
1.10
0.4
-
0.3*V
CC
200
2
-
55
V
CC
- 0.880
V
CC
- 1.620
V
CC
- 0.880
V
CC
- 1.555
0.7
-
55
454
1.375
1.60
-
0.7
ns
ns
ms
Ohms
%
V
Application of V
CC
Bandwidth 12 kHz - 20 MHz
-
-
I
CC
Maximum Load
-
-
-
-
-
-
-
-
2
0.3
2.6
25
88
65
5
0.7
-
-
ps
ms
mA
T
A
-
-20
-40
V
CC
±5%
2.38
3.14
25
2.5
3.3
+70
+85
2.63
3.47
V
°C
f
O
-
All Inclusive, see Note 1.
1st year aging
10.00
80.00
Δf/f
O
-
-
-
-
-
-
320
320
20, 25, 50, 100
3
± ppm
MHz
SYMBOL
V
CC
T
STG
CONDITIONS
-
-
MIN
-0.5
-40
TYP
-
-
MAX
5.0
+100
UNIT
V
°C
ELECTRICAL PARAMETERS
Phase Jitter
Period Jitter RMS
Period Jitter Pk-Pk
Enable Function
Enable Input Voltage
Disable Input Voltage
Disable Time
Enable Time
LVPECL WAVEFORM
Output Load
Output Duty Cycle
Output Voltage Levels
Logic '1' Level
Logic '0' Level
Logic '1' Level
Logic '0' Level
Rise and Fall Time
LVDS WAVEFORM
Output Load
Output Duty Cycle
Differential Output Voltage
Offset Voltage
Output Voltage Levels
Logic '1' Level
Logic '0' Level
Rise and Fall Time
V
V
ns
Ohms
%
mV
V
V
Notes:
1. Inclusive of initial tolerance at time of shipment, changes in supply voltage, load, temperature and 1st year aging.
LVPECL/LVDS OUTPUT WAVEFORM
ENABLE TRUTH TABLE
PIN 1 or Pin 2
Logic ‘1’
Open
Logic ‘0’
PIN 4 & 5
Output
Output
High Z
Document No. 008-0284-0
Page 2 - 3
Rev. E
Model 635
7.0mm x 5.0mm Low Jitter
LVPECL or LVDS Clock
TEST CIRCUIT, LVPECL LOAD
TEST CIRCUIT, LVDS LOAD
MECHANICAL SPECIFICATIONS
PACKAGE DRAWING
MARKING INFORMATION
1. ** - Manufacturing Site Code.
2. YYWW – Date code, YY – year, WW – week.
3. O – Output Type. P or E = LVPECL, L or V = LVDS.
4. ST – Frequency stability/temperature code.
5. V – Voltage code. 3 = 3.3V, 2 = 2.5V
6. XXXMXXXXXX – Frequency is marked with only
leading significant digits before the ‘M’ and
4 – 6 digits after the ‘M’ (including zeros).
Ex. XXMXXXX
[19M4400]
XXXMXXXXX [153M60077]
XXXMXXXXXX [148M351648]
[Refer to Ordering Information.]
CTS**YYWW
635OSTV
●
XXXMXXXXXX
SUGGESTED SOLDER PAD GEOMETRY
C
BYPASS
should be
≥
0.01 uF.
NOTES
1. Complete CTS part number, frequency value and
date code information must appear on reel and
carton labels.
2. Termination pads [e4]. Barrier-plating is nickel [Ni]
with gold [Au] flash plate.
3. Reflow conditions per JEDEC J-STD-020; 260°C
maximum, 20 seconds.
4. MSL = 1.
D.U.T. PIN ASSIGNMENTS
PIN
SYMBOL
1
2
3
4
5
6
EOH or N.C.
N.C. or EOH
GND
Output
Output
V
CC
DESCRIPTION
Enable [std] or No Connect
No Connect or Enable [opt]
Circuit & Package Ground
RF Output
Complimentary RF Output
Supply Voltage
Document No. 008-0284-0
Page 3 - 3
Rev. E
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
