Intel
®
Atom™ Processor E6x5C
Series
Product Preview Datasheet
December 2010
Revision 001US
Order Number: 324602-001US
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR
OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL’S TERMS AND CONDITIONS
OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING
TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE,
MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
Legal Lines and Disclaimers
UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE
FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.
Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics
of any features or instructions marked “reserved” or “undefined.” Intel reserves these for future definition and shall have no responsibility whatsoever for
conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with
this information.
The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published
specifications. Current characterized errata are available on request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-
4725, or go to:
http://www.intel.com/#/en_US_01.
This document contains information on products in the design phase of development.
Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different
processor families. Go to:
http://www.intel.com/products/processor%5Fnumber/
for details.
α
Intel
®
Hyper-Threading Technology requires a computer system with a processor supporting Intel
®
HT Technology and an Intel
®
HT Technology-
enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. For more information
including details on which processors support Intel
®
HT Technology, see
http://www.intel.com/products/ht/hyperthreading_more.htm.
β
Intel
®
High Definition Audio requires a system with an appropriate Intel
®
chipset and a motherboard with an appropriate CODEC and the necessary
drivers installed. System sound quality will vary depending on actual implementation, controller, CODEC, drivers and speakers. For more information
about Intel
®
HD audio, refer to
http://www.intel.com/.
χ
64-bit computing on Intel
®
architecture requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications
enabled for Intel
®
64 architecture. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for
more information.
δ
Intel
®
Virtualization Technology requires a computer system with an enabled Intel
®
processor, BIOS, virtual machine monitor (VMM) and, for some
uses, certain computer system software enabled for it. Functionality, performance or other benefits will vary depending on hardware and software
configurations and may require a BIOS update. Software applications may not be compatible with all operating systems. Please check with your
application vendor.
ε
The original equipment manufacturer must provide Intel
®
Trusted Platform Module (Intel
®
TPM) functionality, which requires an Intel
®
TPM-supported
BIOS. Intel
®
TPM functionality must be initialized and may not be available in all countries.
θ
For Enhanced Intel SpeedStep
®
Technology, see the
http://processorfinder.intel.com/
or contact your Intel representative for more information.
I
2
C* is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I
2
C* bus/protocol and was developed by Intel.
Implementations of the I
2
C* bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips
Corporation.
BunnyPeople, Celeron, Celeron Inside, Centrino, Centrino Inside, Core Inside, i960, Intel, the Intel logo, Intel AppUp, Intel Atom, Intel Atom Inside, Intel
Core, Intel Inside, the Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel Sponsors of
Tomorrow., the Intel Sponsors of Tomorrow. logo, Intel StrataFlash, Intel Viiv, Intel vPro, Intel XScale, InTru, the InTru logo, InTru soundmark, Itanium,
Itanium Inside, MCS, MMX, Moblin, Pentium, Pentium Inside, skoool, the skoool logo, Sound Mark, The Journey Inside, vPro Inside, VTune, Xeon, and
Xeon Inside are trademarks of Intel Corporation in the U.S. and other countries.
*Other names and brands may be claimed as the property of others.
Copyright © 2010, Intel Corporation and/or its suppliers and licensors. All rights reserved.
Intel
®
Atom™ Processor E6x5C Series
Product Preview Datasheet
2
December 2010
Order Number: 324602-001US
Contents—Intel
®
Atom™ Processor E6x5C Series
Contents
1.0
Introduction
............................................................................................................ 23
1.1
Document Organization...................................................................................... 24
1.2
Intel
®
Atom™ Processor E6xx Series Introduction ................................................. 24
1.3
Terminology ..................................................................................................... 24
1.4
Reference Documents ........................................................................................ 26
1.5
Components Overview ....................................................................................... 27
1.5.1 Low-Power Intel
®
Architecture Core.......................................................... 27
1.5.2 System Memory Controller ...................................................................... 28
1.5.3 Graphics ............................................................................................... 28
1.5.4 Video Decode ........................................................................................ 28
1.5.5 Video Encode......................................................................................... 29
1.5.6 Display Interfaces .................................................................................. 29
1.5.6.1 LVDS Display Interface .............................................................. 29
1.5.6.2 Serial DVO (SDVO) Display Interface ........................................... 29
1.5.7 PCI Express* ......................................................................................... 29
1.5.8 LPC Interface......................................................................................... 29
1.5.9 Intel
®
High Definition Audio
b
(Intel
®
HD Audio
b
) Controller ......................... 29
1.5.10 SMBus Host Controller ............................................................................ 30
1.5.11 General Purpose I/O (GPIO)..................................................................... 30
1.5.12 Serial Peripheral Interface (SPI) ............................................................... 30
1.5.13 Power Management ................................................................................ 30
1.5.14 Watchdog Timer (WDT)........................................................................... 30
1.5.15 Real Time Clock (RTC) ............................................................................ 31
1.6
FPGA Introduction ............................................................................................. 31
1.6.1 Core Architecture ................................................................................... 31
1.6.2 Transceivers .......................................................................................... 32
1.6.2.1 Key Transceiver Features ........................................................... 32
1.6.2.2 Block Diagram.......................................................................... 33
1.6.3 DSP Blocks ............................................................................................ 34
1.6.4 I/O Features .......................................................................................... 34
1.6.5 External Memory Interfaces ..................................................................... 34
1.6.6 Clock Management ................................................................................. 34
1.6.7 Remote System Upgrade ......................................................................... 35
1.6.8 Design Security...................................................................................... 35
1.6.9 JTAG Boundary Scan Testing.................................................................... 35
1.6.10 Software and Tools................................................................................. 35
1.7
Intel
®
Atom™ Processor E6x5C Series MCP Connection Details................................ 37
1.8
Intel
®
Atom™ Processor E6x5C Series SKU........................................................... 39
1.9
Intel
®
Atom™ Processor E6x5C Series Package ..................................................... 40
Signal Description
................................................................................................... 41
2.1
System Memory Signals ..................................................................................... 42
2.2
Integrated Display Interfaces .............................................................................. 43
2.2.1 LVDS Signals ......................................................................................... 43
2.2.2 Serial Digital Video Output (SDVO) Signals ................................................ 44
2.3
PCI Express* Signals ......................................................................................... 45
2.4
Intel
®
High Definition Audio
b
Interface Signals ...................................................... 45
2.5
LPC Interface Signals ......................................................................................... 46
2.6
SMBus Interface Signals..................................................................................... 46
2.7
SPI Interface Signals ......................................................................................... 46
2.8
Power Management Interface Signals ................................................................... 47
2.9
Real Time Clock Interface Signals ........................................................................ 48
2.0
December 2010
Order Number: 324602-001US
Intel
®
Atom™ Processor E6x5C Series
Product Preview Datasheet
3
Intel
®
Atom™ Processor E6x5C Series—Contents
2.10
2.11
2.12
2.13
2.14
2.15
3.0
JTAG and Debug Interface ..................................................................................49
Miscellaneous Signals and Clocks .........................................................................50
General Purpose I/O...........................................................................................53
Functional Straps...............................................................................................53
Processor Power and Ground Signals ....................................................................54
FPGA Pin List.....................................................................................................55
Pin States
................................................................................................................59
3.1
Pin Reset States ................................................................................................59
3.2
System Memory Signals .....................................................................................59
3.3
Integrated Display Interfaces ..............................................................................60
3.3.1 LVDS Signals .........................................................................................60
3.3.2 Serial Digital Video Output (SDVO) Signals.................................................60
3.4
PCI Express* Signals..........................................................................................61
3.5
Intel
®
High Definition Audio
b
Interface Signals ......................................................61
3.6
LPC Interface Signals .........................................................................................62
3.7
SMBus Interface Signals .....................................................................................62
3.8
SPI Interface Signals..........................................................................................62
3.9
Power Management Interface Signals ...................................................................62
3.10 Real Time Clock Interface Signals ........................................................................63
3.11 JTAG and Debug Interface ..................................................................................63
3.12 Miscellaneous Signals and Clocks .........................................................................63
3.13 General Purpose I/O...........................................................................................64
3.14 Integrated Termination Resistors .........................................................................64
Clock Domains
.........................................................................................................65
4.1
Processor Clock Domains ....................................................................................65
4.2
FPGA Clock Domains ..........................................................................................66
Register and Memory Mapping
.................................................................................67
5.1
Address Map .....................................................................................................67
5.2
Introduction ......................................................................................................68
5.3
System Memory Map..........................................................................................68
5.3.1 I/O Map.................................................................................................70
5.3.1.1 Fixed I/O Address Range ............................................................70
5.3.1.2 Variable I/O Address Range ........................................................71
5.3.2 PCI Devices and Functions .......................................................................71
5.4
Register Access Method ......................................................................................72
5.4.1 Direct Register Access .............................................................................72
5.4.1.1 Hard Coded IO Access................................................................72
5.4.1.2 IO BAR ....................................................................................72
5.4.1.3 Hard-Coded Memory Access........................................................72
5.4.1.4 Memory BAR.............................................................................72
5.4.2 Indirect Register Access...........................................................................73
5.4.2.1 PCI Config Space.......................................................................73
5.5
Bridging and Configuration..................................................................................73
5.5.1 Root Complex Topology Capability Structure...............................................73
5.5.1.1 Offset 0000h: RCTCL – Root Complex Topology Capabilities List ......74
5.5.1.2 Offset 0004h: ESD – Element Self Description ...............................74
5.5.1.3 Offset 0010h: HDD – Intel
®
High Definition Audio
b
Description........75
5.5.1.4 Offset 0018h: HDBA – Intel
®
High Definition Audio
b
Base Address ...76
5.5.2 Interrupt Pin Configuration.......................................................................76
5.5.2.1 Offset 3100h: D31IP – Device 31 Interrupt Pin ..............................77
5.5.2.2 Offset 3110h: D27IP – Device 27 Interrupt Pin ..............................77
5.5.2.3 Offset 3118h: D02IP – Device 2 Interrupt Pin................................78
5.5.2.4 Offset 3120h: D26IP – Device 26 Interrupt Pin ..............................78
5.5.2.5 Offset 3124h: D25IP – Device 25 Interrupt Pin ..............................79
4.0
5.0
Intel
®
Atom™ Processor E6x5C Series
Product Preview Datasheet
4
December 2010
Order Number: 324602-001US
Contents—Intel
®
Atom™ Processor E6x5C Series
5.5.3
5.5.4
5.5.2.6 Offset 3128h: D24IP – Device 24 Interrupt Pin ............................. 79
5.5.2.7 Offset 312Ch: D23IP – Device 23 Interrupt Pin ............................. 80
5.5.2.8 Offset 3130h: D03IP – Device 3 Interrupt Pin ............................... 80
Interrupt Route Configuration .................................................................. 80
5.5.3.1 Offset 3140h: D31IR – Device 31 Interrupt Route ......................... 81
5.5.3.2 Offset 3148h: D27IR – Device 27 Interrupt Route ......................... 81
5.5.3.3 Offset 314Ah: D26IR – Device 26 Interrupt Route ......................... 82
5.5.3.4 Offset 314Ch: D25IR – Device 25 Interrupt Route ......................... 83
5.5.3.5 Offset 314Eh: D24IR – Device 24 Interrupt Route ......................... 83
5.5.3.6 Offset 3150h: D23IR – Device 23 Interrupt Route ......................... 84
5.5.3.7 Offset 3160h: D02IR – Device 2 Interrupt Route ........................... 84
5.5.3.8 Offset 3162h: D03IR – Device 3 Interrupt Route ........................... 85
General Configuration ............................................................................. 85
5.5.4.1 Offset 3400h: RC – RTC Configuration ......................................... 85
5.5.4.2 Offset 3410h: BNT– Boot Configuration........................................ 86
6.0
Memory Controller...................................................................................................
87
6.1
Overview ......................................................................................................... 87
6.1.1 DRAM Frequencies and Data Rates ........................................................... 87
6.2
DRAM Burst Length ........................................................................................... 87
6.3
DRAM Partial Writes........................................................................................... 87
6.4
DRAM Power Management .................................................................................. 87
6.4.1 Powerdown Modes .................................................................................. 88
6.4.2 Self Refresh Mode .................................................................................. 88
6.4.3 Dynamic Self Refresh Mode ..................................................................... 88
6.4.4 Page Management .................................................................................. 88
6.5
Refresh Mode.................................................................................................... 88
6.6
Supported DRAM Configurations .......................................................................... 89
6.7
Supported DRAM Devices ................................................................................... 90
6.8
Supported Rank Configurations ........................................................................... 90
6.9
Address Mapping and Decoding ........................................................................... 91
Graphics, Video, and Display
................................................................................... 93
7.1
Chapter Contents .............................................................................................. 93
7.2
Overview ......................................................................................................... 93
7.2.1 3D Graphics .......................................................................................... 93
7.2.2 Shading Engine Key Features ................................................................... 94
7.2.3 Vertex Processing................................................................................... 95
7.2.3.1 Vertex Transform Stages ........................................................... 95
7.2.3.2 Lighting Stages ........................................................................ 95
7.2.4 Pixel Processing ..................................................................................... 96
7.2.4.1 Hidden Surface Removal ............................................................ 96
7.2.4.2 Applying Textures and Shading................................................... 96
7.2.4.3 Final Pixel Formatting ................................................................ 96
7.2.5 Unified Shader ....................................................................................... 96
7.2.6 Multi Level Cache ................................................................................... 97
7.3
Video Encode.................................................................................................... 97
7.3.1 Supported Input Formats ........................................................................ 97
7.3.1.1 Encoding Pipeline...................................................................... 97
7.3.1.2 Encode Codec Support............................................................... 98
7.3.1.3 Encode Specifications Supported................................................. 98
7.4
Video Decode ................................................................................................... 99
7.4.1 Entropy Coding ...................................................................................... 99
7.4.1.1 Motion Compensation .............................................................. 100
7.4.1.2 Deblocking............................................................................. 100
7.4.1.3 Output Reference Frame Storage Format ................................... 100
7.4.1.4 Pixel Format........................................................................... 101
7.0
December 2010
Order Number: 324602-001US
Intel
®
Atom™ Processor E6x5C Series
Product Preview Datasheet
5
微控制器 MCU
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
