2962
Using PWM to minimize power dissipation and maximize load
efficiency, the UDN2962W dual driver is recommended for impact
printer solenoids and stepper motors. It is comprised of two source/
sink driver pairs rated for continuous operation to
±3
A. It can be
connected to drive two independent loads or a single load in the full-
bridge configuration. Both drivers include output clamp/flyback
diodes, input gain and level shifting, a voltage regulator for single-
supply operation, and pulse-width modulated output-current control
circuitry. Inputs are compatible with most TTL, DTL, LSTTL, and
low-voltage CMOS or PMOS logic.
DUAL SOLENOID/MOTOR DRIVER
—PULSE-WIDTH MODULATED CURRENT CONTROL
Data Sheet
29319.12A†
GROUND
IN
A
SENSE
A
SINK
A
SOURCE
A
THS
A
V
CC
SOURCE
B
SINK
B
SENSE
B
IN
B
THS
B
ABSOLUTE MAXIMUM RATINGS
at T
J
≤
+150°C
Supply Voltage, V
CC
. . . . . . . . . . . . . . 45 V
Peak Output Current, I
OUT
. . . . . . . . .
±
4 A
Input Voltage Range,
V
IN
. . . . . . . . . . . . . . . -0.3 V to +7.0 V
Package Power Dissipation,
P
D
. . . . . . . . . . . . . . . . . . . See Graph
Operating Temperature Range,
T
A
. . . . . . . . . . . . . . . . -20
°
C to +85
°
C
Storage Temperature Range,
T
S
. . . . . . . . . . . . . . . -55
°
C to +150
°
C
NOTE: Output current rating may be limited by
duty cycle, ambient temperature, and heat
sinking. Under any set of conditions, do not
exceed the specified peak current and a junction
temperature of +150°C.
1
LOGIC
2
3
4
5
6
7
8
9
10
LOGIC
11
12
The peak output current and hysteresis for each source/sink pair is
set independently. Output current, threshold voltage, and hysteresis are
set by the user’s selection of external resistors. At the specified output-
current trip level, the source driver turns off. The internal clamp diode
then allows current to flow without additional input from the power
supply. When the lower current trip point is reached, the source driver
turns back on.
The UDN2962W is in a 12-pin single in-line power-tab package.
The tab is at ground potential and needs no insulation. For high-
current or high-frequency applications, external heat sinking may be
required.
Dwg. No. D-1001
FEATURES
I
I
I
I
I
4 A Peak Output
45 V Min. Sustaining Voltage
Internal Clamp Diodes
TTL/PMOS/CMOS Compatible Inputs
High-Speed Chopper
Always order by complete part number:
UDN2962W
.
2962
DUAL PWM
SOLENOID/MOTOR DRIVER
FUNCTIONAL BLOCK DIAGRAM
(ONE OF TWO DRIVERS)
V
CC
SOURCE
LOAD
SINK
IN
SENSE
GND
+
_
R
S
(TYP.0.1 )
V
REF
R
H
-10
THS
R
T
Dwg. No. D-1002
10
ALLOWABLE PACKAGE POWER DISSIPATION IN WATTS
R
θJT
= 2.0°C/W
TRUTH TABLE
V
IN
V
SENSE
NA
<V
THS
/10
>V
THS
/10
SOURCE
DRIVER
Off
On
Off
SINK
DRIVER
Off
On
On
8
3.0°C/W HEAT SINK
R
θJA
= 5.0°C/W
High
Low
Low
6
12°C/W HEAT SINK
R
θJA
= 14°C/W
4
2
FREE AIR, R
θJA
= 38°C/W
0
25
50
75
100
TEMPERATURE IN
°C
125
150
Dwg. GP-012B
115 Northeast Cutoff, Box 15036
W
Worcester, Massachusetts 01615-0036 (508) 853-5000
Copyright © 1986, 2000 Allegro MicroSystems, Inc.
2962
DUAL PWM
SOLENOID/MOTOR DRIVER
ELECTRICAL CHARACTERISTICS at T
A
= +25
°
C, T
J
≤
+150
°
C, V
CC
= 45 V, V
SENSE
= 0 V (unless
otherwise noted).
Characteristic
Supply Voltage Range
Output Drivers
Output Leakage Current
I
CEX
V
IN
= 2.4 V, V
SOURCE
= 0 V
V
IN
= 2.4 V, V
SINK
= 45 V
Output Saturation Voltage
V
CE(SAT)
Source Drivers, I
LOAD
= 3.0 A
Source Drivers, I
LOAD
= 1.0 A
Sink Drivers, I
LOAD
= 3.0 A
Sink Drivers, I
LOAD
= 1.0 A
Output Sustaining Voltage
Output Current Regulation
V
CE(sus)
∆I
OUT
I
OUT
=
±3.0
A, L = 3.5 mH
V
THS
= 0.6 V to 1.0 V, L = 3.5 mH
V
THS
= 1.0 V to 2.0 V, L = 3.5 mH
V
THS
= 2.0 V to 5.0 V, L = 3.5 mH
Clamp Diode Forward Voltage
Output Rise Time
Output Fall Time
Control Logic
Logic Input Voltage
V
IN(1)
V
IN(0)
Logic Input Current
I
IN(1)
I
IN(0)
I
THS(ON)
I
THS(HYS)
V
THS
/V
SENSE
Ratio
Supply Current
(Total Device)
Propagation Delay Time
(Resistive Load)
—
l
CC
V
IN
= 2.4 V
V
IN
= 0.8 V
V
THS
≥
500 mV, V
SENSE
≤
V
THS
/10.5
V
SENSE
≥
V
THS
/9.5, V
THS
= 0.6 V to 5.0 V
At Trip Point, V
THS
= 2.0 V to 5.0 V
V
IN
= 2.4 V, Outputs Off
V
IN
= 0.8 V, Outputs Open
t
pd
50% V
IN
to 50% V
OUT
, Turn Off
50% V
IN
to 50% V
OUT
, Turn On
100% V
SENSE
to 50% V
OUT
*
* Where V
SENSE
≥
V
THS
/9.5
NOTE: Negative current is defined as coming out of (sourcing) the specified device pin.
2.4
—
—
—
—
140
9.5
—
—
—
—
—
—
—
1.0
-20
-2.0
200
10
8.0
25
—
—
—
—
0.8
10
-100
—
260
10.5
12
40
2.5
3.0
3.0
V
V
µA
µA
µA
µA
—
mA
mA
µs
µs
µs
V
F
t
r
t
f
I
F
= 3.0 A
I
LOAD
= 3.0 A, 10% to 90%, Resistive Load
I
LOAD
= 3.0 A, 90% to 10%, Resistive Load
—
—
—
—
—
—
45
—
—
—
—
—
—
<-1.0
<1.0
2.1
1.7
1.7
1.1
—
—
—
—
1.7
0.5
0.5
-100
100
2.3
2.0
2.0
1.3
—
±25
±10
±5.0
2.0
1.0
1.0
µA
µA
V
V
V
V
V
%
%
%
V
µs
µs
Symbol
V
CC
Operating
Test Conditions
Min.
20
Limits
Typ. Max.
—
45
Units
V
www.allegromicro.com
2962
DUAL PWM
SOLENOID/MOTOR DRIVER
CIRCUIT DESCRIPTION
AND APPLICATIONS INFORMATION
The UDN2962W high-current driver is intended for use as a
free-running, pulse-width modulated solenoid driver.
Circuit Description.
In operation, the source and sink drivers are
both turned on by a low level at the input. The load current rises with
time as a function of the load inductance, total circuit resistance, and
supply voltage and is sensed by the external sense resistor (R
S
).
When the load current reaches the trip point (I
TRIP
), the comparator
output goes high and turns off the source driver. The actual load
current will peak slightly higher than I
TRIP
because of the internal logic
and switching delays.
After the source driver is turned off, the load current continues to
circulate through the sink driver and an internal ground clamp diode.
The rate of current decay is a function of the load inductance and total
circuit resistance.
An internal constant current sink reduces the trip point (hysteresis)
until the decaying load current reaches the lower threshold, when the
comparator output goes low and the source driver is again turned on.
Load current is again allowed to rise to the trip point and the cycle
repeats.
Maximum load current and hysteresis is determined by the user.
Determining Maximum Load Current and Hysteresis.
Trip
current (I
TRIP
) is determined as a function of resistance R
S
and the
threshold voltage, V
THS
:
I
TRIP
=
V
THS
10 R
S
VIN
Circuit Layout.
To prevent interaction
between channels, each of the two high-level
power ground returns (the low side of the
sense resistors) must be returned independ-
ently to the low-level signal ground (pin 1).
The circuit common (pin 1) can then be
routed to the system ground.
The printed wiring board should utilize a
heavy ground plane. For optimum perform-
ance, the driver should be soldered directly
into the board.
The power supply (V
CC
) should be
decoupled with an electrolytic capacitor
(≥10
µF)
as close as possible to pin 7.
SUPPLY
R
SYSTEM GROUND
S
1
3
7
10
R
+
S
Dwg. OP-001
TYPICAL WAVESHAPES
where V
THS
= 10 x V
SENSE
= 0.6 V to 5.0 V.
Hysteresis percentage (H) is determined by resistance R
H
and is
independent of the load current:
H=
R
H
50 x V
REF
The chopping frequency is asynchronous and a function of the
system and circuit parameters, including load inductance, supply
voltage, hysteresis setting, and switching speed of the driver.
Resistance R
T
is determined as:
R
T
=
R
H
V
THS
V
REF
– V
THS
I
LOAD
V
SINK
V
CC
GND
V CC
VSOURCE
GND
I TRIP
•
RS =VTHS 10
VTHS
Dwg. WP-006
Note that if V
THS
= V
REF,
then R
T
=
∞.
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
2962
DUAL PWM
SOLENOID/MOTOR DRIVER
APPLICATIONS INFORMATION
RESISTOR R
H
VALUE
AS A FUNCTION OF HYSTERESIS
25
RESISTOR R
T
VALUE
AS A FUNCTION OF PEAK LOAD CURRENT
25
20
R
H
IN kΩ
V
REF
= 5 V
R
T
IN kΩ
20
V
REF
= 5V
R
S
= 0.1Ω
15
H=
25
%
20
%
15
10
10
H=
H=
15 %
5
5
0%
H=1
H =5%
0
0
20
0
60
40
HYSTERESIS, H, IN PERCENT
80
100
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
LOAD CURRENT, I
MAX
, IN AMPERES
Dwg. No. A-12,417
Dwg. No. A-12,416
Dwg. No. D-1004
R
H
AND R
T
DETERMINE HYSTERESIS AND PEAK CURRENT
NOTE: Each of the drivers includes an internal logic delay to prevent
potentially destructive crossover currents within the driver during phase
changes. However, never simultaneously enable both inputs in the full-
bridge configurations: A destructive short-circuit to ground will result.
www.allegromicro.com
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
