INTEGRATED CIRCUITS
DATA SHEET
SAA5233
Dual standard PDC decoder
Objective specification
File under Integrated Circuits, IC02
June 1994
Philips Semiconductors
Philips Semiconductors
Objective specification
Dual standard PDC decoder
FEATURES
•
Digital data slicer
•
Acquisition and decoding of VPS data
(EBU PDC System A)
•
Acquisition and decoding of Teletext packet 8/30/2 data
(EBU PDC System B)
•
Separate storage of VPS data and packet 8/30/2
allowing dual standard PDC decoders
•
I
2
C-bus interface with automatic word address
increment
•
Programmable interrupt for data received
•
Programmable error level detection
•
Single +5 V power supply.
GENERAL DESCRIPTION
The SAA5233 is a dual standard Program Delivery Control
(PDC) decoder, allowing the reception and decoding of
both VPS data (EBU PDC System A) and Teletext packet
8/30/2 data (EBU PDC System B). It is intended for use in
European video recorders which are manually
programmed, so that they receive broadcast real time
switching signals for accurate timing of program recording.
QUICK REFERENCE DATA
SYMBOL
V
DD
I
DD
f
clk
V
sync
V
vid(p-p)
T
amb
T
stg
supply voltage
supply current
crystal input frequency
CVBS sync voltage amplitude
CVBS video voltage amplitude
(peak-to-peak value)
operating ambient temperature
storage temperature
PARAMETER
4.5
−
−
0.1
0.7
−20
−55
MIN.
5.0
30
27
0.3
1.0
−
−
TYP.
5.5
45
−
0.6
1.4
+70
+125
MAX.
SAA5233
UNIT
V
mA
MHz
V
V
°C
°C
ORDERING INFORMATION
PACKAGE
TYPE NUMBER
PINS
SAA5233P
SAA5233T
16
20
PIN POSITION
DIP16
SO20L
MATERIAL
plastic
plastic
CODE
SOT38-1
SOT163-1
June 1994
2
Philips Semiconductors
Objective specification
Dual standard PDC decoder
BLOCK DIAGRAM
SAA5233
SCL
handbook, full pagewidth
SDA
13
12
AD
14
I
2
C BUS
INTERFACE
MEMORY
INTERFACE
AND RAM
INT
15
INTERRUPT
CONTROL
SAA5233
VDD
V SS1
V SS2
V SS3
V SS4
V SS5
4
TELETEXT
AND VPS
CONTROL
5
8/30/2
ACQUISITION
AND
DECODING
9
10
11
16
DATA SLICER
AND CLOCK
REGENERATOR
POWER
ON RESET
13.5 MHz
27 MHz
1.125 MHz
27 MHz
OSCILLATOR
AND DIVIDER
6
7
8
ANALOGUE
TO DIGITAL
CONVERTER
INPUT
CLAMP
AND SYNC
SEPARATOR
1
2
3
MLB725
VPS
ACQUISITION
AND
DECODING
PLL AND
TIMING
OSCOUT OSCIN OSCGND
CVBS BLACK IREF
Fig.1 Block diagram; pin numbers for DIP16.
June 1994
3
Philips Semiconductors
Objective specification
Dual standard PDC decoder
PINNING
PIN
SYMBOL
DIP16
CVBS
BLACK
n.c.
IREF
V
DD
V
SS1
OSCOUT
n.c.
OSCIN
OSCGND
V
SS2
V
SS3
n.c.
V
SS4
SCL
SDA
i.c.
AD
INT
V
SS5
1
2
−
3
4
5
6
−
7
8
9
10
−
11
12
13
−
14
15
16
SO20L
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
composite video input
video black level storage pin
not connected
reference current input
+5 V supply
0 V ground 1 (main ground pin)
27 MHz crystal oscillator output
not connected
27 MHz crystal oscillator input
27 MHz crystal oscillator ground
0 V ground 2; connect to V
SS1
0 V ground 3; connect to V
SS1
not connected
connect to V
SS1
in normal operation
serial clock open-drain input for I
2
C-bus
serial data open-drain input/output for I
2
C-bus
DESCRIPTION
SAA5233
internally connected; do not connect in normal operation
programmable I
2
C-bus address bit input
interrupt open-drain output
connect to V
SS1
in normal operation
handbook, halfpage
handbook, halfpage
CVBS
BLACK
IREF
VDD
V SS1
OSCOUT
OSCIN
OSCGND
1
2
3
4
16 V SS5
15 INT
14 AD
13 SDA
CVBS
BLACK
n.c.
IREF
VDD
V SS1
OSCOUT
n.c.
OSCIN
1
2
3
4
5
20 V SS5
19 INT
18 AD
17
i.c.
SAA5233
5
6
7
8
MLB726
12 SCL
11 V SS4
10 V SS3
9
V SS2
16 SDA
SAA5233
6
7
8
9
15 SCL
14 V SS4
13 n.c.
12 V SS3
11 V SS2
MLB727
OSCGND 10
Fig.2 Pin configuration; DIP16.
Fig.3 Pin configuration; SO20L.
June 1994
4
Philips Semiconductors
Objective specification
Dual standard PDC decoder
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).
SYMBOL
V
DD
V
Imax
V
Omax
I
IOmax
I
Omax
T
amb
T
stg
supply voltage
maximum input voltage (any input)
maximum output voltage (any output)
maximum DC input or output diode current
maximum output current (any output)
operating ambient temperature
storage temperature
PARAMETER
MIN.
−0.3
−0.3
−0.3
−
−
−20
−55
SAA5233
MAX.
+6.5
V
DD
+ 0.3
V
DD
+ 0.3
±20
±10
+70
+125
V
V
V
UNIT
mA
mA
°C
°C
June 1994
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
