电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

5962F9671801VXX

产品描述ACT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, CDFP20, CERAMIC, DFP-20
产品类别逻辑    逻辑   
文件大小47KB,共3页
制造商Renesas(瑞萨电子)
官网地址https://www.renesas.com/
下载文档 详细参数 选型对比 全文预览

5962F9671801VXX概述

ACT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, CDFP20, CERAMIC, DFP-20

5962F9671801VXX规格参数

参数名称属性值
零件包装代码DFP
包装说明DFP,
针数20
Reach Compliance Codeunknow
系列ACT
JESD-30 代码R-CDFP-F20
JESD-609代码e4
逻辑集成电路类型BUS DRIVER
位数4
功能数量2
端口数量2
端子数量20
最高工作温度125 °C
最低工作温度-55 °C
输出特性3-STATE
输出极性TRUE
封装主体材料CERAMIC, METAL-SEALED COFIRED
封装代码DFP
封装形状RECTANGULAR
封装形式FLATPACK
认证状态Not Qualified
筛选级别MIL-PRF-38535 Class V
座面最大高度2.92 mm
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装YES
技术CMOS
温度等级MILITARY
端子面层GOLD
端子形式FLAT
端子节距1.27 mm
端子位置DUAL
总剂量300k Rad(Si) V
宽度6.92 mm
Base Number Matches1

文档预览

下载PDF文档
ACTS244MS
January 1996
Radiation Hardened Octal
Non-Inverting Three-State Buffer
Pinouts
20 PIN CERAMIC DUAL-IN-LINE
MIL-STD-1835 DESIGNATOR CDIP2-T20,
LEAD FINISH C
TOP VIEW
AE
1
2
3
4
5
6
7
8
9
20 VCC
19 BE
18 AO1
17 BI4
16 AO2
15 BI3
14 AO3
13 BI2
12 AO4
11 BI1
Features
• Devices QML Qualified in Accordance with MIL-PRF-38535
• Detailed Electrical and Screening Requirements are Contained in
SMD# 5962-96718 and Intersil’s QM Plan
• 1.25 Micron Radiation Hardened SOS CMOS
• Total Dose . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >300K RAD (Si)
• Single Event Upset (SEU) Immunity: <1 x 10
-10
Errors/Bit/Day
(Typ)
• SEU LET Threshold . . . . . . . . . . . . . . . . . . . . . . . >100 MEV-cm
2
/mg
• Dose Rate Upset . . . . . . . . . . . . . . . . >10
11
RAD (Si)/s, 20ns Pulse
• Dose Rate Survivability . . . . . . . . . . . >10
• Latch-Up Free Under Any Conditions
• Military Temperature Range . . . . . . . . . . . . . . . . . . -55
o
C to +125
o
C
• Significant Power Reduction Compared to ALSTTL Logic
• DC Operating Voltage Range . . . . . . . . . . . . . . . . . . . . 4.5V to 5.5V
• Input Logic Levels
- VIL = 0.8V Max
- VIH = VCC/2 Min
• Input Current
1µA at VOL, VOH
• Fast Propagation Delay . . . . . . . . . . . . . . . 14.5ns (Max), 10ns (Typ)
12
AI1
BO4
AI2
BO3
AI3
BO2
AI4
BO1
RAD (Si)/s, 20ns Pulse
GND 10
20 PIN CERAMIC FLATPACK
MIL-STD-1835 DESIGNATOR CDFP4-F20,
LEAD FINISH C
TOP VIEW
AE
AI1
BO4
AI2
BO3
AI3
BO2
AI4
BO1
GND
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
VCC
BE
AO1
BI4
AO2
BI3
AO3
BI2
AO4
BI1
Description
The Intersil ACTS244MS is a Radiation Hardened Octal Non-Inverting
Three-State Buffer having two active low enable inputs.
The ACTS244MS utilizes advanced CMOS/SOS technology to achieve
high-speed operation. This device is a member of radiation hardened,
high-speed, CMOS/SOS Logic Family.
The ACTS244MS is supplied in a 20 lead Ceramic Flatpack (K suffix) or
a Dual-In-Line Ceramic Package (D suffix).
Ordering Information
PART NUMBER
5962F9671801VRC
5962F9671801VXC
ACTS244D/Sample
ACTS244K/Sample
ACTS244HMSR
TEMPERATURE RANGE
-55
o
C to +125
o
C
-55
o
C to +125
o
C
25
o
C
25
o
C
25
o
C
SCREENING LEVEL
MIL-PRF-38535 Class V
MIL-PRF-38535 Class V
Sample
Sample
Die
PACKAGE
20 Lead SBDIP
20 Lead Ceramic Flatpack
20 Lead SBDIP
20 Lead Ceramic Flatpack
Die
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
©
Intersil Corporation 1999
Spec Number
File Number
1
518784
3187.1

5962F9671801VXX相似产品对比

5962F9671801VXX 5962F9671801VRX ACTS244D/SAMPLE ACTS244K/SAMPLE
描述 ACT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, CDFP20, CERAMIC, DFP-20 ACT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, CDIP20, SIDE BRAZED, CERAMIC, DIP-20 ACT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, CDIP20 ACT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, CDFP20, CERAMIC, DFP-20
零件包装代码 DFP DIP DIP DFP
包装说明 DFP, DIP, DIP, DFP,
针数 20 20 20 20
Reach Compliance Code unknow unknown unknown unknown
系列 ACT ACT ACT ACT
JESD-30 代码 R-CDFP-F20 R-CDIP-T20 R-CDIP-T20 R-CDFP-F20
逻辑集成电路类型 BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER
位数 4 4 4 4
功能数量 2 2 2 2
端口数量 2 2 2 2
端子数量 20 20 20 20
输出特性 3-STATE 3-STATE 3-STATE 3-STATE
输出极性 TRUE TRUE TRUE TRUE
封装主体材料 CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
封装代码 DFP DIP DIP DFP
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 FLATPACK IN-LINE IN-LINE FLATPACK
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 2.92 mm 5.08 mm 5.08 mm 2.92 mm
最大供电电压 (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V
最小供电电压 (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V
标称供电电压 (Vsup) 5 V 5 V 5 V 5 V
表面贴装 YES NO NO YES
技术 CMOS CMOS CMOS CMOS
端子形式 FLAT THROUGH-HOLE THROUGH-HOLE FLAT
端子节距 1.27 mm 2.54 mm 2.54 mm 1.27 mm
端子位置 DUAL DUAL DUAL DUAL
宽度 6.92 mm 7.62 mm 7.62 mm 6.92 mm
Base Number Matches 1 1 1 -

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1025  822  105  2074  95  16  20  56  15  19 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved