Temperature Compensated Crystal Oscillators
SINEWAVE HIGH FREQUENCY TCXO IN 4 PAD SMD PACKAGE - TCLS2 Series
FEATURES
RoHS Compliant (Pb-Free), Tight Stability over Wide Temperature Range
High Frequency Based on 3rd O/T Crystals
Sinewave Output, Low Phase Noise
Industry de factor Standard SMD Footprint, Frequency Adjustment Through Internal Trimmer
SPECIFICATIONS
Frequency Range
Supply Voltage (Vcc)
Input Current
Storage Temperature
Controllable Frequency Option
Control Voltage (Vc)
Setability of Vc at Fnom, 25°C
Frequency Stability vs Temp.
Temperature Range
Standard Stability
Frequency Stability vs Vcc
Frequency Stability vs Load
Aging
Phase Noise (Typ)
Output Load
Output Waveform
Output Level
Creating a Part Number
Product Series
Frequency
Supply Voltage: A = 5.0V
B = 3.3V
45 MHz to 190 MHz
A = 5.0 VDC ± 5%; B = 3.3 VDC ± 5%
30 mA Maximum
-55°C to 125°C
VI = Voltage control: ±5 ppm Minimum + Internal trimmer: ±3 ppm Minimum
I = Internal trimmer only (no voltage control input): ±3 ppm Minimum
2.5±2.0 VDC for Vcc = 5 VDC; 1.65±1.5 VDC for Vcc = 3.3 VDC
2.5±0.5 V DC for 5.0V part; 1.65±0.4 VDC for 3.3V part
005 = ±0.5 ppm; 010 = ±1 ppm; 015 = ±1.5 ppm; 020 = ±2 ppm; 050 = ±5 ppm
A = 0°C to 70°C; B = -40°C to 85°C; F = 0°C to 50°C; H = -30°C to 75°C
025H = ±2.5 ppm / -30°C to 75°C
±0.2 ppm Maximum / Vcc ± 5%
±0.2 ppm Maximum / 15 pF ± 10%
±1 ppm Maximum per year @25°C
-80 dBc/Hz at 10Hz; -120 dBc/Hz at 100Hz; -135 dBc/Hz at 1KHz
-140 dBc/Hz at 10KHz; -145 dBc/Hz at 100KHz
50 Ohms
Sine wave
0 dBm Typ for 3.3V part; 10 dBm Typ for 5.0V part
TCLS2-100M000-A I 010A
Operating Temperature Range: A = 0 to 70°C
Frequency Stability:
Tuning:
I
VI
010 = ±1.0 ppm
020 = ±2 ppm
025 = ±2.5 ppm
B = -40 to 85°C
H = -30 to 75°C
X = Customized Temp Range
OUTLINE DRAWING
Recommended Solder Pad Layout
MARKING
AREA
12.5±0.5
#1
2.0
#2
7.62
5.7
2.4
5.7
#4
Pin 1 Location
2.7
14.65
#3
19.8±0.5
5.2±0.5
Pin Connections
#1: N/C or Vc
#2: Ground
#3: Output
#4: Vcc
13.1
All dimensions are typical unless otherwise specified
Dimensions in Millimeters
www.4timing.com
c
2010-2011 Fortiming Corp. USA
5.62
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
