Si1000-C
Ultra-Low Power 64 kB, 10-bit ADC
MCU with Integrated 240–960 MHz Transceiver
Supply Voltage: 1.8 to 3.6 V
-
Typical sleep mode current < 0.1 µA; retains state and RAM
contents over full supply range; fast wakeup of < 2 µs
Transceiver Features
-
-
-
-
-
Frequency range = 240–960 MHz
Sensitivity = –121 dBm
FSK, GFSK, and OOK modulation
Max output power = +20 dBm
RF power consumption
-
Two built-in brown-out detectors cover sleep and active modes
10-Bit Analog to Digital Converter
-
Up to 300 ksps
-
Up to 18 external inputs
-
External pin or internal VREF (no external capacitor required)
-
Built-in temperature sensor (±3 °C); no calibration required
-
External conversion start input option
-
Autonomous burst mode with 16-bit automatic averaging
accumulator
-
18.5 mA receive
-
85 mA @ +20 dBm transmit
-
-
-
-
-
-
-
Data rate = 0.123 to 256 kbps
Auto-frequency calibration (AFC)
Antenna diversity and transmit/receive switch control
Programmable packet handler
TX and RX 64 byte FIFOs
Frequency hopping capability
On-chip crystal tuning
Dual Comparators
-
Programmable hysteresis and response time
-
Configurable as interrupt or reset source
-
Low current (< 0.5 µA)
Memory
-
64 kB bytes Flash; in-system programmable in 1024-byte
sectors; full read/write/erase functionality over the entire
supply range
Digital Peripherals
-
22 port I/O
-
Hardware enhanced UART, SPI and I
2
C serial ports available
concurrently
-
Low power 32-bit smaRTClock
-
Four general purpose 16-bit counter/timers; six channel
programmable counter array (PCA)
-
4352 bytes internal data RAM (256 + 4K)
On-Chip Debug
-
On-chip debug circuitry facilitates full speed, non-intrusive in-
system debug (no emulator required)
Clock Sources
-
Precision internal oscillators: 24.5 MHz with ±2% accuracy sup-
ports UART operation; spread-spectrum mode for reduced EMI
High-Speed 8051 µC Core
-
Pipe-lined instruction architecture; executes 70% of instructions
in 1 or 2 system clocks
-
Low power 20 MHz internal oscillator
-
External oscillator: crystal, RC, C, CMOS clock
-
smaRTClock oscillator: 32.768 kHz crystal or self-oscillate
Ordering Part Number
-
Si1000-C-GM, 42-pin QFN 5 x 7 mm
2
-
25 MIPS peak throughput with 25 MHz clock
Development Kit: Si1000DK
CIP-51 8051
Controller Core
64k Byte ISP Flash
Program Memory
256 Byte SRAM
4096 Byte XRAM
Power On
Reset/PMU
Wake
Reset
Analog Peripherals
6-bit
IREF
Internal
VREF
External
VREF
A
M
U
X
VDD
VREF
Temp
Sensor
GND
CP0, CP0A
CP1, CP1A
+
-
+
-
XCVR
(240-960 MHz)
IREF0
PA
TX
AGC
C2CK/RST
Debug /
Programming
Hardware
C2D
VDD
GND
VREG
CRC
Engine
SYSCLK
10-bit
300ksps
ADC
LNA
Mixer
PGA
ADC
RXp
RXn
Precision
24.5 MHz
Oscillator
Low Power
20 MHz
Oscillator
XTAL1
XTAL2
External
Oscillator
Circuit
smaRTClock
Oscillator
SFR
Bus
Comparators
Digital
Modem
Delta
Sigma
Modulator
Digital
Logic
Digital Peripherals
Transceiver Control Interface
UART
Timers 0,
1, 2, 3
PCA/
WDT
SMBus
SPI 0
Port I/O
Config
Priority
Crossbar
Decoder
22
OSC
XIN
XOUT
XTAL3
XTAL4
System Clock
Configuration
ANALOG &
DIGITAL I/O
Wireless MCU
Copyright © 2010 by Silicon Laboratories
1.15.10
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
