C8051F700/1
25 MIPS, 15 kB Flash, 10-Bit ADC, 64-Pin Mixed-Signal MCU
High-Speed 8051 µC Core
Digital Peripherals
Up to 54 Port I/O with high sink current
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Pipelined instruction architecture; executes 70% of instructions in 1 or 2
system clocks
Up to 25 MIPS throughput with 25 MHz system clock
Memory
15 kB Flash; in-application programmable in 512-byte sectors
32 bytes Data EEPROM with 100,000 cycle read/write endurance
512 bytes data RAM
External parallel data memory interface
-
-
-
-
-
-
-
-
-
-
Flexible configuration using digital crossbar
Many can be configured for analog or digital function
Every pin can be optimized for its best use
HW enhanced UART
SMBus
TM
(I
2
C compatible)
Enhanced SPI
TM
Four general purpose 16-bit counter/timers
16-bit programmable counter array (PCA) with three capture/compare
modules and enhanced PWM capability
Real-time clock mode using enhanced timer and crystal
Serial Communications
Analog Peripherals
10-Bit Analog to Digital Converter (‘F700)
Up to 500 ksps
16 external inputs
On-chip voltage reference (may use VDD or external voltage)
Built-in temperature sensor
External conversion start input option
Programmable hysteresis and response time
Configurable as interrupt or reset source
16-bit capacitance-to-Digital Converter
Superior Noise Immunity and fast 40us aquisition time
Up to 32 external inputs
Auto-scan and compare
Auto-accumulate 4x, 8x, and 16x samples
User Programmable Timing Functions
Clock Sources
Calibrated Internal programmable oscillator
Comparator
•
•
•
-
-
-
Calibrated to 2% accuracy over temp and Vdd
24.5 MHz to allow max speed CPU operation
Supports crystal-less UART operation
Capacitive Touch Sense
External oscillator: Crystal, RC, C, or Clock
Can switch between clock sources on-the-fly
Supply Voltage: 1.8 to 3.3 V
Built-in voltage supply monitor
Temperature Range: –40 to +85 °C
TQFP-64 Package
CIP-51 8051
Controller Core
Power On
Reset
Reset
256 Byte RAM
Port I/O Configuration
Digital Peripherals
UART
15 kB Flash Memory
Port 0
Drivers
Timers 0,
1, 2, 3
Timer 3 /
RTC
PCA
Priority
Crossbar
Decoder
Port 1
Drivers
P0.0 / VREF
P0.1 / AGND
P0.2 / XTAL1
P0.3 / XTAL2
P0.4
P0.5
P0.6
P0.7
P1.0
P1.1
P1.2
P1.3
P1.4
P1.5
P1.6
P1.7
P2.0
C2CK/RST
Debug /
Programming
Hardware
C2D
Peripheral Power
256 Byte XRAM
32 Bytes EEPROM
SPI
WDT
SMBus
Crossbar Control
Port 2
Drivers
Port 3
Drivers
Port 4
Drivers
P6
P4 / P3
P5
...
P2.7
VDD
Regulator
SYSCLK
Core Power
SFR
Bus
...
...
P3.0
P3.7
P4.0
GND
Precision
Internal
Oscillator
XTAL1
XTAL2
External
Clock
Circuit
External Memory
Interface
Control
Address
Data
P4.7
Port 5
Drivers
Port 6
Drivers
...
...
P5.0
P5.7
P6.0
P6.5
System Clock
Configuration
Analog Peripherals
Capacitive
Sense
+
-
Comparator
VDD
VREF
A
M
U
X
(‘F700 Only)
VDD
Temp Sensor
10-bit
500 ksps
ADC
Precision Mixed Signal
Copyright © 2009 by Silicon Laboratories
2.16.2009
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
