电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IBM11T4640MP-50T

产品描述Fast Page DRAM Module, 4MX64, 50ns, MOS, DIMM-144
产品类别存储    存储   
文件大小273KB,共28页
制造商IBM
官网地址http://www.ibm.com
下载文档 详细参数 全文预览

IBM11T4640MP-50T概述

Fast Page DRAM Module, 4MX64, 50ns, MOS, DIMM-144

IBM11T4640MP-50T规格参数

参数名称属性值
厂商名称IBM
零件包装代码DIMM
包装说明DIMM, DIMM144,32
针数144
Reach Compliance Codeunknown
ECCN代码EAR99
访问模式FAST PAGE
最长访问时间50 ns
其他特性RAS ONLY/CAS BEFORE RAS/HIDDEN/SELF REFRESH
I/O 类型COMMON
JESD-30 代码R-XDMA-N144
内存密度268435456 bit
内存集成电路类型FAST PAGE DRAM MODULE
内存宽度64
功能数量1
端口数量1
端子数量144
字数4194304 words
字数代码4000000
工作模式ASYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织4MX64
输出特性3-STATE
封装主体材料UNSPECIFIED
封装代码DIMM
封装等效代码DIMM144,32
封装形状RECTANGULAR
封装形式MICROELECTRONIC ASSEMBLY
电源3.3 V
认证状态Not Qualified
刷新周期4096
自我刷新YES
最大待机电流0.0009 A
最大压摆率0.7 mA
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)3 V
标称供电电压 (Vsup)3.3 V
表面贴装NO
技术MOS
温度等级COMMERCIAL
端子形式NO LEAD
端子节距0.8 mm
端子位置DUAL

文档预览

下载PDF文档
IBM0118180M 1M x 1810/10, 5.0V, LP, SR. IBM0118180P1M x 1810/10, 3.3V, LP, SR.
IBM11T4640MP
4M x 64 144 PIN SO DIMM
Features
• 144 Pin JEDEC Standard, 8 Byte Small Outline
Dual In-line Memory Module with 8 Byte busses
• 4Mx64 Fast Page Mode SO DIMM
• Performance:
-50
t
RAC
t
CAC
t
AA
t
RC
t
PC
RAS Access Time
CAS Access Time
Access Time From Address
Cycle Time
Fast Page Mode Cycle Time
50ns
13ns
25ns
90ns
35ns
-60
60ns
15ns
30ns
110ns
40ns
• Au contacts
• Optimized for byte-write non-parity applications
• System Performance Benefits:
- Reduced noise (18 V
SS
/18V
CC
pins)
- Byte write, byte read accesses
- Serial PDs
• Fast Page Mode, Read-Modify-Write Cycles
• Refresh Modes: RAS-Only, CBR Hidden
Refresh and Self Refresh
• 4096 refresh cycles distributed across 256ms
• 12/10 addressing (Row/Column)
• Card size: 2.66" x 1.0" x 0.149"
• DRAMS in TSOP Package
• All inputs and outputs are LVTTL (3.3V) compat-
ible
• Single 3.3V
±
0.3V Power Supply
Description
IBM11T4640MP is an industry standard 144-pin
8-byte Small Outline Dual In-line Memory Module
(SO DIMM) which is organized as a 4Mx64 high
speed memory array designed for use in non-parity
applications. The SO DIMM uses 4 4Mx16 DRAMs
in TSOP packages.
This card uses
serial presence detects
implemented
via a serial EEPROM using the two pin I
2
C Protocol.
This communication protocol uses CLOCK (SCL)
and DATA I/O (SDA) lines to synchronously clock
data between the master (ex: The System Micropro-
cessor) and the slave EEPROM device. The device
address for the EEPROM is set to zero at the card.
The first 128 bytes are utilized by the SO DIMM
manufacturer and the second 128 bytes are avail-
able to the end user.
All IBM 144-pin SO DIMMs provide a high perfor-
mance, flexible 8-byte interface in a 2.66” long
space-saving footprint. Related products are the
1Mx64, 2Mx64 and the x72 (ECC) SO DIMMs.
Card Outline
(Front)
(Back)
1
2
59 61
60 62
143
144
54H8479
SA14-4470-01
Revised 7/96
©IBM Corporation, 1996. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 1 of 28

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 326  834  1446  1859  2241  7  17  30  38  46 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved