电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

10104999-C0E-40B

产品描述high speed / modular connectors xcede 2pr 8col RT pol guide W/ key
产品类别连接器   
文件大小1MB,共4页
制造商FCI [First Components International]
下载文档 详细参数 全文预览

10104999-C0E-40B概述

high speed / modular connectors xcede 2pr 8col RT pol guide W/ key

10104999-C0E-40B规格参数

参数名称属性值
ManufactureFCI
产品种类
Product Category
High Speed / Modular Connectors
RoHSN
工厂包装数量
Factory Pack Quantity
96

文档预览

下载PDF文档
BAcKpAneL connectors
XCede
®
HigH-PerformanCe
BaCkPlane ConneCtor SyStem
Description
Fci’s Xcede
®
connector platform is designed for 25 Gb/s
performance to provide the headroom to support future
high-speed, serial data rate requirements demanded by
next-generation equipment in data centers and service
provider networks. the use of engineering polymers in a
resonance-damping shield enables very low crosstalk
across a wide frequency range.
Xcede connectors also address requirements for higher
linear signal density at the interface of backplane and
daughter card. signal connectors can be configured with
2, 4 or 6 differential pairs per column, providing up to 82.4
differential pairs/inch, suiting architectures with multiple
front or rear fabric slots and blade systems with cooling
straight through the backplane. complementary guidance
and power modules are also included in the product
range. A wafer organizer can be used to combine groups
of right-angle signal, guidance and power modules as an
integrated daughter-card connector.
the Xcede backplane header system provides the
ruggedness and long-term reliability required by today’s
systems. the wide ground contacts feature a stiffness-
enhancing rib and are advanced well ahead of the signals
for exceptional robustness and signal pin protection.
FeAtures & BeneFits
High-speed backplane system designed for 25 Gb/s
Use of engineering materials in the shield aids in
reduction of crosstalk resonances
1.85 mm column pitch offers high linear signal density
• Configurations with 6 differential pairs/column fit 36 mm
card slot pitch and provide 82.4 pairs/inch
• 4 pairs/column fit 25 mm slot pitch with 54.9 pairs/inch
• 2 pairs/column fit 15 mm slot pitch with 27.5 pairs/inch
Two ground vias between differential pairs allow elongated
antipads to further improve impedance
Optional short compliant pin permits deeper backdrilling and
dual diameter vias to enhance return loss performance
Wide ground contacts feature a stiffening rib and are
advanced well ahead of signals for exceptional robustness
and signal pin protection
Intermateable, electrically and mechanically interchangeable
licensed second source to Amphenol TCS
Xcede® is a registered trademark of Amphenol corporation
tArGet MArKets / AppLicAtions
Communications
Routers
Switches
Networking
Access
Transport
Wireless
Data
Servers
Storage Systems
Industrial
Medical
Test & Measurement
HMI专题之七 Sitara,最好的HMI身子骨
如前面所述,HMI设备包括硬件与软件软件就是组态软件,我们也在第五讲里介绍了组态软件的相关情况。而硬件,我们在第六讲里提出了两个问题,分别是使用串口做接口和使用以太网做接口时谁是最好 ......
蓝色心情 DSP 与 ARM 处理器
有大神帮忙解决吗?
有大神帮忙吗? ...
YTSK FPGA/CPLD
Linux内核编码风格
Linux内核编码风格 这是一份简短的,描述linux内核首选编码风格的文档。编码风格是很个人化的东西,而且我也不愿意把我的观点强加给任何人,不过这里所讲述的是我必须要维护的代码所遵守的风 ......
楞伽山人 Linux开发
请问下下面两个电路图工作原理
本帖最后由 空恋lz 于 2019-3-14 21:10 编辑 请问图1是如何把pwm信号转换为电压信号的 图2的计算过程是什么,电压转电流 ...
空恋lz 模拟电子
有一个疑问,谢谢个位热心人了
我们老师发了一块核心芯片型号为EPM570T144C5,这是一块cpld吧,我在quartus中定制LPM_ROM时,总是不成功,提示为MAX II不支持这个功能,请问一下,是不是这个芯片真的不支持LPM_ROM的 定制啊? ......
江汉大学南瓜 FPGA/CPLD
51单片机C语言常用模块与综合系统设计实例精讲
51单片机C语言常用模块与综合系统设计实例精讲,有插图,有实例...
lanfengye0415 51单片机

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1576  546  1339  832  183  45  43  1  31  21 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved