Datasheet> 器件分类 > 半导体> 其他集成电路（IC）> LCMXO2280C-4BN256C

LCMXO2280C-4BN256C: 产品描述fpga - field programmable gate array 2280 luts 211 I/O 1.8/2.5/3.3V -4 spd; 产品类别半导体其他集成电路（IC）; 文件大小8MB，共244页; 制造商All Sensors; 标准

下载文档详细参数全文预览

LCMXO2280C-4BN256C在线购买

供应商	器件名称	价格	最低购买	库存
	LCMXO2280C-4BN256C	-	-	点击查看	点击购买

LCMXO2280C-4BN256C概述

fpga - field programmable gate array 2280 luts 211 I/O 1.8/2.5/3.3V -4 spd

LCMXO2280C-4BN256C规格参数

参数名称	属性值
Manufacture	Lattice
产品种类 Product Category	FPGA - Field Programmable Gate Array
RoHS	Yes
Produc	MachXO
Number of Logic Elements	2280
Number of Logic Array Blocks - LABs	285
Total Memory	35.3 kbi
Number of I/Os	211
工作电源电压 Operating Supply Voltage	1.8 V, 2.5 V, 3.3 V
最大工作温度 Maximum Operating Temperature	+ 85 C
安装风格 Mounting Style	SMD/SMT
封装 / 箱体 Package / Case	CABGA
Distributed RAM	7.7 kbi
Embedded Block RAM - EBR	27.6 kbi
最小工作温度 Minimum Operating Temperature	0 C
Operating Supply Curre	23 mA
系列 Packaging	Tray
工厂包装数量 Factory Pack Quantity	119

文档预览

下载PDF文档

全文
预览

MachXO Family Handbook

HB1002 Version 02.7, October 2011

MachXO Family Handbook

Table of Contents

October 2011

Section I. MachXO Family Data Sheet

Introduction

Features ............................................................................................................................................................. 1-1

Introduction ........................................................................................................................................................ 1-1

Architecture

Architecture Overview ........................................................................................................................................ 2-1

PFU Blocks ............................................................................................................................................... 2-3

Slice .......................................................................................................................................................... 2-3

Routing...................................................................................................................................................... 2-6

Clock/Control Distribution Network .................................................................................................................... 2-7

sysCLOCK Phase Locked Loops (PLLs) .................................................................................................. 2-9

sysMEM Memory ............................................................................................................................................. 2-10

PIO Groups ...................................................................................................................................................... 2-14

PIO .......................................................................................................................................................... 2-14

sysIO Buffer ..................................................................................................................................................... 2-15

sysIO Buffer Banks ................................................................................................................................. 2-18

Hot Socketing................................................................................................................................................... 2-20

Sleep Mode ...................................................................................................................................................... 2-21

SLEEPN Pin Characteristics ................................................................................................................... 2-21

Oscillator .......................................................................................................................................................... 2-21

Configuration and Testing ................................................................................................................................ 2-21

IEEE 1149.1-Compliant Boundary Scan Testability................................................................................ 2-21

Device Configuration............................................................................................................................... 2-22

Density Shifting ................................................................................................................................................ 2-23

DC and Switching Characteristics

Absolute Maximum Ratings ............................................................................................................................... 3-1

Recommended Operating Conditions

............................................................................................................... 3-1

MachXO256 and MachXO640 Hot Socketing Specifications............................................................................. 3-1

MachXO1200 and MachXO2280 Hot Socketing Specifications......................................................................... 3-2

DC Electrical Characteristics.............................................................................................................................. 3-2

Supply Current (Sleep Mode)............................................................................................................................. 3-3

Supply Current (Standby)................................................................................................................................... 3-3

Initialization Supply Current ............................................................................................................................... 3-4

Programming and Erase Flash Supply Current ................................................................................................. 3-5

sysIO Recommended Operating Conditions...................................................................................................... 3-6

sysIO Single-Ended DC Electrical Characteristics............................................................................................. 3-7

sysIO Differential Electrical Characteristics ....................................................................................................... 3-8

LVDS......................................................................................................................................................... 3-8

LVDS Emulation........................................................................................................................................ 3-8

BLVDS ...................................................................................................................................................... 3-9

LVPECL .................................................................................................................................................. 3-10

RSDS ...................................................................................................................................................... 3-11

Typical Building Block Function Performance.................................................................................................. 3-12

Register-to-Register Performance .......................................................................................................... 3-12

Derating Logic Timing ...................................................................................................................................... 3-12

MachXO External Switching Characteristics.................................................................................................... 3-13

MachXO Internal Timing Parameters............................................................................................................... 3-14

MachXO Family Timing Adders ....................................................................................................................... 3-15

or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

www.latticesemi.com

Lattice Semiconductor

Table of Contents

MachXO Family Handbook

sysCLOCK PLL Timing .................................................................................................................................... 3-16

Flash Download Time ...................................................................................................................................... 3-17

JTAG Port Timing Specifications ..................................................................................................................... 3-17

Switching Test Conditions................................................................................................................................ 3-19

Pinout Information

Signal Descriptions ............................................................................................................................................ 4-1

Pin Information Summary................................................................................................................................... 4-2

Power Supply and NC........................................................................................................................................ 4-3

Power Supply and NC (Cont.)............................................................................................................................ 4-4

LCMXO256 and LCMXO640 Logic Signal Connections: 100 TQFP ................................................................. 4-5

LCMXO1200 and LCMXO2280 Logic Signal Connections: 100 TQFP ............................................................. 4-8

LCMXO256 and LCMXO640 Logic Signal Connections: 100 csBGA.............................................................. 4-11

LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 132 csBGA ..................................... 4-14

LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 144 TQFP....................................... 4-17

LCMXO640, LCMXO1200 and LCMXO2280 Logic Signal Connections: 256 caBGA / 256 ftBGA ................. 4-20

LCMXO2280 Logic Signal Connections: 324 ftBGA ........................................................................................ 4-26

Thermal Management ...................................................................................................................................... 4-36

For Further Information ........................................................................................................................... 4-36

Ordering Information

Part Number Description.................................................................................................................................... 5-1

Ordering Information .......................................................................................................................................... 5-1

Conventional Packaging ........................................................................................................................... 5-2

Conventional Packaging ........................................................................................................................... 5-5

Lead-Free Packaging................................................................................................................................ 5-7

Lead-Free Packaging.............................................................................................................................. 5-10

Supplemental Information

For Further Information ...................................................................................................................................... 6-1

MachXO Family Data Sheet Revision History

Revision History ................................................................................................................................................. 7-1

Section II. MachXO Family Technical Notes

MachXO sysIO Usage Guide

Introduction ........................................................................................................................................................ 8-1

sysIO Buffer Overview .............................................................................................................................. 8-1

Supported sysIO Standards ...................................................................................................................... 8-1

sysIO Banking Scheme............................................................................................................................. 8-2

CCIO

(1.2V/1.5V/1.8V/2.5V/3.3V) ............................................................................................................ 8-4

CCAUX

(3.3V) ........................................................................................................................................... 8-4

Mixed Voltage Support in a Bank.............................................................................................................. 8-4

sysIO Standards Supported in Each Bank................................................................................................ 8-5

LVCMOS Buffer Configurations ......................................................................................................................... 8-5

Programmable PULLUP/PULLDOWN/BUSKEEPER ............................................................................... 8-5

Programmable Drive ................................................................................................................................. 8-6

Programmable Slew Rate ......................................................................................................................... 8-6

Open-Drain Control ................................................................................................................................... 8-6

Programmable PCICLAMP ....................................................................................................................... 8-6

5V Input Interface Using the PCI Clamp Diode......................................................................................... 8-6

Software sysIO Attributes................................................................................................................................... 8-8

IO_TYPE ................................................................................................................................................... 8-8

OPENDRAIN............................................................................................................................................. 8-9

DRIVE ....................................................................................................................................................... 8-9

PULLMODE .............................................................................................................................................. 8-9

PCICLAMP................................................................................................................................................ 8-9

SLEWRATE ............................................................................................................................................ 8-10

Lattice Semiconductor

Table of Contents

MachXO Family Handbook

LOC......................................................................................................................................................... 8-10

Design Considerations and Usage................................................................................................................... 8-10

Banking Rules ......................................................................................................................................... 8-10

Zero Hold Time ....................................................................................................................................... 8-10

Fast Output Path ..................................................................................................................................... 8-10

Dedicated Pins ........................................................................................................................................ 8-10

Differential I/O Implementation................................................................................................................ 8-11

Technical Support Assistance.......................................................................................................................... 8-11

Revision History ............................................................................................................................................... 8-12

Appendix A. HDL Attributes for Synplify

and Precision

RTL Synthesis ........................................................ 8-13

VHDL Synplify/Precision RTL Synthesis................................................................................................. 8-13

Verilog Synpilfy ....................................................................................................................................... 8-15

Verilog Precision RTL Synthesis............................................................................................................. 8-16

Appendix B. sysIO Attributes Using the ispLEVER Preference Editor or



Diamond Spreadsheet View ....................................................................................................................... 8-17

Appendix C. sysIO Attributes Using Preference File (ASCII File) .................................................................... 8-19

IOBUF ..................................................................................................................................................... 8-19

LOCATE.................................................................................................................................................. 8-19

Memory Usage Guide for MachXO Devices

Introduction ........................................................................................................................................................ 9-1

MachXO Device Memories ................................................................................................................................ 9-1

Utilizing IPexpress.............................................................................................................................................. 9-2

IPexpress Flow.......................................................................................................................................... 9-2

True Dual Port RAM (RAM_DP_TRUE) – EBR Based ........................................................................... 9-12

Pseudo Dual Port RAM (RAM_DP)- EBR Based.................................................................................... 9-21

Read Only Memory (ROM) – EBR Based............................................................................................... 9-23

First In First Out (FIFO, FIFO_DC) - EBR Based.................................................................................... 9-25

Distributed Single Port RAM (Distributed_SPRAM) – PFU Based.......................................................... 9-30

Distributed Dual Port RAM (Distributed_DPRAM) – PFU Based 32

Distributed ROM (Distributed_ROM) – PFU Based ................................................................................ 9-35

Initializing Memory ........................................................................................................................................... 9-36

Initialization File Formats ........................................................................................................................ 9-36

Technical Support Assistance.......................................................................................................................... 9-37

Revision History ............................................................................................................................................... 9-38

Appendix A. Attribute Definitions...................................................................................................................... 9-39

MachXO sysCLOCK Design and Usage Guide

Introduction ...................................................................................................................................................... 10-1

MachXO Top Level View.................................................................................................................................. 10-1

sysCLOCK PLL ................................................................................................................................................ 10-1

Features ........................................................................................................................................................... 10-2

Functional Description...................................................................................................................................... 10-2

PLL Divider and Delay Blocks................................................................................................................. 10-2

PLL Inputs and Outputs .......................................................................................................................... 10-3

Dynamic Delay Control I/O Ports ............................................................................................................ 10-3

PLL Attributes.......................................................................................................................................... 10-4

MachXO PLL Primitive Definitions ................................................................................................................... 10-4

PLL Attributes Definitions................................................................................................................................. 10-5

Dynamic Delay Adjustment ..................................................................................................................... 10-7

MachXO PLL Usage in IPexpress.................................................................................................................... 10-8

Configuration Tab.................................................................................................................................... 10-9

Mode ....................................................................................................................................................... 10-9

Frequency Programming in Divider Mode for Advanced Users ............................................................ 10-11

Oscillator (OSCC) .......................................................................................................................................... 10-13

Clock/Control Distribution Network ................................................................................................................ 10-13

Lattice Semiconductor

Table of Contents

MachXO Family Handbook

Primary Clock Mux Connectivity ........................................................................................................... 10-14

Secondary Clock/CE/LSR Mux Connectivity......................................................................................... 10-15

Primary Clock and Secondary Clock/CE/LSR Distribution Network ..................................................... 10-15

Maximum Number of Secondary Clocks Available ........................................................................................ 10-16

Post Map Preference Editor Usage................................................................................................................ 10-16

Technical Support Assistance........................................................................................................................ 10-17

Revision History ............................................................................................................................................. 10-17

Appendix A. Lattice Diamond Design Software Screen Shots....................................................................... 10-18

Power Estimation and Management for MachXO Devices

Introduction ...................................................................................................................................................... 11-1

Power Supply Sequencing and Hot Socketing................................................................................................. 11-1

Recommended Power-up Sequence ...................................................................................................... 11-1

Power Calculator Hardware Assumptions........................................................................................................ 11-1

Power Calculator.............................................................................................................................................. 11-1

Power Calculator Equations.................................................................................................................... 11-1

Power Calculations ................................................................................................................................. 11-2

Starting the Power Calculator ................................................................................................................. 11-3

Creating a Power Calculator Project ....................................................................................................... 11-4

Power Calculator Main Window .............................................................................................................. 11-5

Power Calculator Wizard......................................................................................................................... 11-7

Power Calculator - Creating a New Project Without the NCD File........................................................ 11-10

Power Calculator - Creating a New Project with the NCD File.............................................................. 11-11

Power Calculator - Open Existing Project ............................................................................................. 11-13

Power Calculator - Importing Simulation File (VCD) to the Project....................................................... 11-14

Power Calculator - Importing Trace Report File (TWR) to the Project .................................................. 11-15

Activity Factor and Toggle Rate ..................................................................................................................... 11-16

Ambient and Junction Temperature and Airflow ................................................................................... 11-16

Managing Power Consumption ............................................................................................................. 11-17

Power Calculator Assumptions ............................................................................................................. 11-17

Technical Support Assistance........................................................................................................................ 11-18

Revision History ............................................................................................................................................. 11-18

MachXO JTAG Programming and Configuration User’s Guide

Introduction ...................................................................................................................................................... 12-1

Programming Overview.................................................................................................................................... 12-1

ispJTAG ........................................................................................................................................................... 12-2

TDO......................................................................................................................................................... 12-2

TDI .......................................................................................................................................................... 12-2

TMS......................................................................................................................................................... 12-2

TCK ......................................................................................................................................................... 12-3

Supply for JTAG .............................................................................................................................. 12-3

Download Cable Pinout........................................................................................................................... 12-3

BSDL Files .............................................................................................................................................. 12-3

Device Wake Up .............................................................................................................................................. 12-3

Software Options.............................................................................................................................................. 12-3

Preference Options ................................................................................................................................. 12-3

Configuring SRAM or Programming Flash.............................................................................................. 12-4

Technical Support Assistance.......................................................................................................................... 12-4

Revision History ............................................................................................................................................... 12-5

HDL Synthesis Coding Guidelines for Lattice Semiconductor FPGAs

Introduction ...................................................................................................................................................... 13-1

General Coding Styles for FPGA ..................................................................................................................... 13-1

Hierarchical Coding................................................................................................................................. 13-1

Design Partitioning .................................................................................................................................. 13-2

State Encoding Methodologies for State Machines ................................................................................ 13-3

推荐资源

求中文版书籍<数字信号处理的fpga实现 >第三版: 请问《数字信号处理的fpga实现第三版》的中文版出来没有啊？英文太难看了...; yuechenping FPGA/CPLD

求助：可变高频脉冲输出！: 0～10V输入对应0～342016Hz脉冲输出大家有没有好的建议啊？？...; botany2008 单片机

国内继兆易半导体的GD32后灵动推出了M0和M3的ARM芯片: 本帖最后由 damiaa 于 2016-6-23 10:16 编辑上海灵动微电子股份有限公司（股票代码：833448）宣布了两款ARM芯片： MM32X031 MM32X103245262 245263 LDO直接做里面了支持电源2.5V~5V ......; damiaa 单片机

电机驱动器如何做防潮保护: 如题，生产环境比较潮湿，出现驱动器报警，怀疑是受潮的原因，用电灯泡或者热吹风烘干就能正常使用。驱动器损坏概率也比较高。作为一个技术男这样描述显然不对，但是我也没有见到故障驱动器，暂 ......; 白丁电机控制

“霸道黑客改了我的大纲”，嫌作者写得太烂，粉丝盗号写两万字新剧情: 来源：程序人生 10月31日，起点中文网一位作者的停更公告在社交媒体意外走红。据作者讲述，因自己的小说剧情“写得太烂”，账号被黑客粉丝盗取，这名黑客不仅交代了盗号原因，还替 ......; 赵玉田聊聊、笑笑、闹闹

玩转Zynq连载10——使用GIT进行工程备份和版本管理2: 450029 2 使用GIT进行日常备份管理 2.1 GIT的基本工作原理通过下面几个图解，希望大家能理解GIT做备份管理的机理。 450030 450031 使用GIT备份最新的工程文件 ......; ove学习使我快乐 FPGA/CPLD

告别传统修复手段，冷凝器管板腐蚀保护的正解打开方式

一、设备概述列管式换热器是现有化工蒸发和加热设备中常用的热交换设备之一，在目前的现有技术中，列管式换热器管板材质均是采用碳钢为主，部分为碳钢衬胶结构，存在的问题是耐温性差、可靠性差、容易发生管板腐蚀问题和胶层脱落问题。列管式换热器是利用循环冷却水的温度来控制壳程介质温度的，在运行过程中当壳程介质温度高时靠换热器对壳程介质进行降温，冷却循环水在管束内流动，壳程介质在壳体内管束外流动，通过两者的...[详细]
微波炉解决方案终见天日！

　　自20世纪40年代中期诞生以来，微波炉从无到有，用于商业，60年代，进入家庭并迅速普及，其基本功能与操作并未发生较大改变。实际上，其体现的唯一主要优势就是用户体验得到不断改善，能够包含越来越多的功能。　　而如今，微波炉已经像洗衣机一样成了家庭的基本家用电器，入住千家万户。许多人只熟悉它的功能，享受给人们带来方便的同时，有多少人去反问它的所以然的了?即便你是一位电子达人，也有你不知道的…...[详细]
电动汽车已成为趋势，混合动力汽车何去何从

随着环保意识的增长，三电技术不断的完善和基础设施如充电桩的布局力度加大，对于新能源汽车来说，新能源汽车电动化势在必行。对于混动汽车来说还能挺多久？从当下的情况来看，对于不限购或者是限购的城市，纯电电动汽车和插电混动车都可以选。混动在结构上面有着两套动力系统，一旦车子没电了会用油。而对比纯电动汽车来说，纯电动汽车依靠电能来行驶，对于车辆而言行驶安静，无噪音，从车辆的保养的费用也会相对划算。单...[详细]
热电冷却器的有限元热分析

引言　　随着电力电子产品设计中集成电路的发展和广泛使用，电子产品趋向于更小的尺寸、更多的元器件和实现的功能更大化，这意味着电子组件的发热密度逐渐增加。电子器件的温度的升高大大降低了电子产品的寿命和工作效率，阻碍着电子组件技术的发展。如何降低电子组件和设备的工作温度，成为电力电子中一个重要的研究热点。　　电子产品散热研究中，为了降低组件和设备的温度，人们不仅从电子产品的材料、封装形式及结构...[详细]
看以太网黑科技如何让汽车变为移动音乐厅（上）

随车载影音娱乐功能逐渐丰富，数字化传输音视频信息的需求十分迫切，传统的协议如IEEE 1394、USB或蓝牙存在兼容性及速率问题，因此需要一种简单通用的实时音视频传输方法，这就是IEEE 1722协议的产生原因。IEEE 1722协议又称A VTP （Audio Video Transport Protocol），是以太网 AVB协议族中的一员，该协议规定了用于实现时间敏感型音频、视频及控...[详细]
SDV 时代的车辆网络安全，为什么“整体性方法”才是答案

向 SDV（软件定义汽车）的转变，并不仅仅是更换零部件的变化，而是一个从车辆内部系统到外部网络，各个要素有机连接并演化为庞大平台的过程。然而，连接结构越复杂，单一节点的安全威胁就越容易扩散到整个车辆。因此，全球范围内的汽车网络安全法规正在不断强化。从欧盟（EU）采纳的 UN R155 开始，到韩国的《汽车管理法》、中国的 GB 44495-2024，再到超越汽车、扩展至所有交通工具...[详细]
STM32单片机的USART的奇偶校验误区（坑）

当STM32的串口配置成带有奇偶校验位的情况下，需要软件校验是否发生奇偶校验错误，硬件只是置起奇偶校验错误标志位，并将错误的数据放到DR寄存器中，同时置起RXEN标志位，如果使能中断还是会正常进入中断，用户如果不在读取DR寄存器之前手动检验（读DR寄存器会清除错误状态标志）奇偶校验位是否置起，将会接受奇偶校验错误的数据。因此如果想开启奇偶校验，应在读取数据寄存器时先查看标志位，如果发生校验...[详细]
Linux下开发STM32单片机

一开始学习51单片机就是用的MDK这个IDE软件，IDE软件虽然看起来直观好像更加容易入门（因为有界面看起来很形象），但是实际上IDE却是向我们这些入门人员隐藏了背后真实存在的过程，让我们以为编译就是点一下一个按键就完成了。直到使用了大半年的STM32芯片，我觉得不能一直依赖IDE软件，所以打算试试在Linux下开发STM32，首先需要一个 linux下STM32的编译器查了一下，度娘告诉我 a...[详细]
农网改造规划设计的原因造成及三相负荷不平衡的调整

系统原理根据支路三相相线负荷平均不平衡率的情况，和支路相线电流的平均值，来确定相线间负荷的调整，从而实现支路三相负荷的平衡及线路末端低电压的改善。解决方案 ①由系统软件平台与智能配电网监控终端、电子式漏电断路器(支路)或三相电度表、及自动换相开关(相线路表箱)等四部分组成。 ②由安装在支路上的电子式漏电断路器，获取各支路三相线路的相线电流，由485通讯传至监控单元。 ③由安装在相线路上各单元...[详细]
STM32启动分析之main函数是怎样跑起来的

1、STM32启动规则 STM32根据boot0和boot1的电平决定启动位置，boot0=0时从主Flash启动，即0x08000000地址启动。按照spec，M3核的中断向量表是不变的（中断向量表每一项为4个字节），中断向量表的顺序：栈顶、复位向量、中断向量.....。所以复位时0x00000000（映射在0x08000000）的值为栈顶指针，0x00000004（映射在0x0800000...[详细]
关于气体流量传感器在汽车电子上的工作原理

现代汽车电子已经从之前电子元器件到车内电子系统的应用进入了一个新的、有本质性改变和提高的新阶段。其中最有代表性的核心器件之一就是传感器。关于传感器在汽车领域的市场前景工采网小编曾在上一篇《2019汽车节能减排新趋势车用气体传感器市场需求可期》文章提及，感兴趣的有车一族可以进入官网资讯查看。下面工釆网继续给小伙伴介绍一款用于汽车电子的气体流量流量传感器。大家都知道，传感器通常由敏感元件、转...[详细]
Jetson平台核心组件BOM清单概览

Jetson平台核心组件BOM清单概览 NVIDIA Jetson系列作为业界领先的边缘计算和（）平台，其强大的性能背后是一系列精心挑选的核心芯片、（）以及丰富的芯片。对于和系统集成商而言，了解这些关键组件的构成，对于产品选型、硬件设计和成本控制至关重要。以下我们将根据公开的资料和设计文档，对主流的Jetson平台产品（Jetson Nano、Jetson Xavier NX、Jetson A...[详细]
浅析手机充电器的安全问题

近年来各种便携式电子产品如手机、数码相机、音乐播放器、平板电脑、超级本及笔记本电脑几乎人手必备，安全问题也随之而来，除了大家常听到的电池起火爆炸事故外，充电器发烫以至于起火等事故也时有发生。为了确保产品使用安全，各国家和地区都出台了相应的标准来规范市场，比如：IEC60950和国标GB4943-2011中都规定了受限制功率电源的安全要求（简称LPS），在短路或其它异常大电流情况下，保...[详细]
基于域控制器的网关及车身控制功能开发

【摘要】文章以重型越野车为例，设计一种基于域控制器的网关及车身控制软件，研究域控制器在汽车电子电器架构应用中的可行性。相比于传统分布式汽车电子电器架构，域控制器具有功能集中可控，程序兼容性和扩展性强，可简化开发流程，减少资源冗余的优点。 0 引言在汽车智能网联的发展趋势下，传统分布式汽车电子电器架构的微控制器数量激增，每个微控制器负责的功能较为单一，彼此独立，整个系统缺乏兼容性和扩展...[详细]
将工业机器人装配任务从仿真转为现实

仿真是帮助机器人学习感知（从摄像机图像中了解世界）、规划（制定解决问题的行动序列）和控制（产生改变机器人位置和方向的电机指令）等新技能的一个必要工具。机器人装配在汽车、航空航天、电子和医疗设备行业中无处不在。设置机器人执行装配任务是一个耗时且昂贵的过程，需要一整支团队来设计机器人的轨迹并仔细划定边界。在其他机器人技术领域，仿真已经成为不可或缺的工具，尤其是在发展 AI 的过程中。但机...[详细]

器件捷径: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多