SEMH7
NPN Silicon Digital Transistor Array
Preliminary data
•
Switching circuit, inverter, interface circuit,
driver circuit
•
Two ( galvanic) internal isolated Transistors
with good matching in one package
•
Built in bias resistor (R
1
=4.7kΩ)
C1
6
B2
5
E2
4
4
5
3
6
1
2
R
1
TR1
R
1
TR2
1
E1
2
B1
3
C2
EHA07265
Type
SEMH7
Maximum Ratings
Parameter
Marking
WK
Pin Configuration
Package
1=E1 2=B1 3=C2 4=E2 5=B2 6=C1 SOT666
Symbol
V
CEO
V
CBO
V
EBO
V
i(on)
I
C
P
tot
T
j
T
stg
Value
50
50
5
15
100
250
150
-65 ... 150
Unit
V
Collector-emitter voltage
Collector-base voltage
Emitter-base voltage
Input on Voltage
DC collector current
Total power dissipation,
T
S
= 75 °C
Junction temperature
Storage temperature
Thermal Resistance
mA
mW
°C
Junction - soldering point
1)
R
thJS
≤
300
K/W
1For calculation of
R
thJA
please refer to Application Note Thermal Resistance
1
Feb-25-2004
SEMH7
Electrical Characteristics
at
T
A
=25°C, unless otherwise specified
Symbol
Values
Parameter
min.
DC Characteristics
Collector-emitter breakdown voltage
I
C
= 100 µA,
I
B
= 0
Collector-base breakdown voltage
I
C
= 10 µA,
I
E
= 0
Emitter-base breakdown voltage
I
E
= 10 µA,
I
C
= 0
Collector cutoff current
V
CB
= 40 V,
I
E
= 0
DC current gain 1)
I
C
= 5 mA,
V
CE
= 5 V
Collector-emitter saturation voltage1)
I
C
= 10 mA,
I
B
= 0.5 mA
Input off voltage
I
C
= 100 µA,
V
CE
= 5 V
Input on Voltage
I
C
= 2 mA,
V
CE
= 0.3 V
Input resistor
AC Characteristics
Transition frequency
I
C
= 10 mA,
V
CE
= 5 V,
f
= 100 MHz
Collector-base capacitance
V
CB
= 10 V,
f
= 1 MHz
C
cb
-
3
-
f
T
-
150
-
Unit
max.
-
-
-
100
630
0.3
0.8
1.1
6.2
kΩ
nA
-
V
V
typ.
-
-
-
-
-
-
-
-
4.7
V
(BR)CEO
V
(BR)CBO
V
(BR)EBO
I
CBO
h
FE
V
CEsat
V
i(off)
V
i(on)
R
1
50
50
5
-
120
-
0.4
0.5
3.2
MHz
pF
1) Pulse test: t < 300
µ
s; D < 2%
2
Feb-25-2004
SEMH7
DC Current Gain
h
FE
=
f (I
C
)
V
CE
= 5V (common emitter configuration)
10
3
-
Collector-Emitter Saturation Voltage
V
CEsat
=
f
(I
C
),
h
FE
= 20
10
2
mA
10
2
h
FE
10
1
10
1
I
C
10
0
10
0
10
-1 -1
10
0
1
10
10
mA
10
2
10
-1
0
0.1
0.2
0.3
V
0.5
I
C
V
CEsat
Input on Voltage
V
i(on)
=
f
(I
C
)
V
CE
= 0.3V (common emitter configuration)
10
2
Input off voltage
V
i(off)
=
f
(I
C
)
V
CE
= 5V (common emitter configuration)
10
2
mA
mA
10
1
10
1
I
E
10
0
I
E
10
0
10
-1 -1
10
0
1
10
-1
10
-2
10
10
V
10
2
10
-3
0
1
2
3
V
5
V
i(on)
V
i(off)
3
Feb-25-2004
SEMH7
Total power dissipation
P
tot
=
f
(T
S
)
300
mW
P
tot
200
150
100
50
0
0
15
30
45
60
75
90 105 120
°C
150
T
S
Permissible Pulse Load
R
thJS
=
f
(t
p
)
Permissible Pulse Load
P
totmax
/
P
totDC
=
f
(t
p
)
10
3
K/W
10
3
10
2
P
totmax
/
P
totDC
R
thJS
10
2
10
1
10
0
0.5
0.2
0.1
0.05
0.02
0.01
0.005
D=0
10
1
D=0
0.005
0.01
0.02
0.05
0.1
0.2
0.5
10
-1 -7
10
10
-6
10
-5
10
-4
10
-3
10
-2
s
10
0
10
0 -7
10
10
-6
10
-5
10
-4
10
-3
10
-2
s
10
0
t
p
t
p
4
Feb-25-2004
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
