电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

GMC32X7R122C25NT

产品描述Ceramic Capacitor, Multilayer, Ceramic, 25V, 0.02% +Tol, 0.02% -Tol, X7R, 15% TC, 0.0012uF, Surface Mount, 1210, CHIP
产品类别无源元件    电容器   
文件大小434KB,共22页
制造商Cal-Chip Electronics
标准  
下载文档 详细参数 全文预览

GMC32X7R122C25NT概述

Ceramic Capacitor, Multilayer, Ceramic, 25V, 0.02% +Tol, 0.02% -Tol, X7R, 15% TC, 0.0012uF, Surface Mount, 1210, CHIP

GMC32X7R122C25NT规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
Objectid1600049743
包装说明, 1210
Reach Compliance Codecompliant
ECCN代码EAR99
电容0.0012 µF
电容器类型CERAMIC CAPACITOR
介电材料CERAMIC
JESD-609代码e3
安装特点SURFACE MOUNT
多层Yes
负容差0.02%
端子数量2
最高工作温度125 °C
最低工作温度-55 °C
封装形状RECTANGULAR PACKAGE
包装方法TR, EMBOSSED PLASTIC, 7/13 INCH
正容差0.02%
额定(直流)电压(URdc)25 V
尺寸代码1210
表面贴装YES
温度特性代码X7R
温度系数15% ppm/°C
端子面层Matte Tin (Sn) - with Nickel (Ni) barrier
端子形状WRAPAROUND

文档预览

下载PDF文档
Cal-Chip
Electronics, Incorporated
Multilayer Ceramic Chip Capacitors
Introduction
GMC S
ERIES
Multilayer Surface Mount Ceramic Capacitors are constructed by screen printing alternative layers of internal metallic
electrodes onto ceramic dielectric materials and firing into a concrete monolithic body, then completed by application of
metal end terminations which are fired to assure permanent bonding with the individual internal electrodes.
Multilayer ceramic capacitors have various features such as large capacitance values in small sizes and excellent high
frequency characteristics.
Moreover, chip capacitors can be used on surface mount assembly equipment. Our fully integrated manufacturing and
total quality control systems ensure unprecedented high standards of quality and reliability.
Chip Capacitor Selection
Selection of the most suitable capacitor for any application is based on the following:
Dielectric Type
The choice of dielectric is largely determined by the temperature stability required.
COG (NPO)
Capacitance change with temperature is 0-30ppm/°C which is less than -0.3%°C from -55°C to +125°C. Typical capacitance
change with life is less than -0.1% for NPOs, one-fifth that shown by most other dielectrics. NPO formulations show no aging
characteristics.
X7R/X5R
Its temperature variation of capacitance is within ±15% from -55°C to +125°C (-55°C to +85°C for X5R). The capacitance change is
non-linear.
Z5U
Despite their capacitance instability, Z5U formulations are very popular because of their small size, temperature range low
ESL, low ESR and excellent frequency response. These features are particularly important for decoupling application where
only a minimum capacitance value is required.
Y5V
Y5V formulations are for general purpose use in a limited temperature range. They have a wide temperature characteristic
of +22% - 82% capacitance change over the operating temperature range of -30°C to +85°C. Y5Vs high dielectric constant
allows the manufacture of very high capacitance values (up to 22MF) in small physical sizes.
Capacitance Value & Tolerance
Determined by circuit requirements. Note that chip prices decrease with lower capacitance value and looser tolerance.
Voltage
Determined by circuit requirements. Units are designed to exceed the withstanding voltage specification, i.e., the user need
not incorporate an additional safety margin.
Capacitor Size
Select the smallest unit permitted by the circuit constraints that provides the required capacitance and voltage rating.
All Cal-Chip capacitors conform to EIA specifications.
Capacitor Termination
Termination choice is largely determined by the chip attachment method. Silver-palladium is adequate for most applications
involving soldering or solder reflow.
Nickel barrier is standard and recommended for units exposed to repeated solder cycles, to minimize leaching of the ter-
mination.
关于基于AD603的AGC电路
本帖最后由 paulhyde 于 2014-9-15 03:09 编辑 因为9854高频区衰减厉害 想用AGC,但是AD603典型的AGC电路就是仿真不成功 不知道各位大牛有什么想法 ...
kcookey 电子竞赛
【CN0175】具有84 dB SNR和通道间匹配性能的低成本、8通道、同步采样数据采集系统
电路功能与优势 对于要求宽动态范围的低成本、高通道数应用,片内集成 14位SAR ADC的 8 通道集成数据采集系统(DAS)AD7607可以用来有效实现超过 80 dB的动态范围。 86978...
EEWORLD社区 ADI 工业技术
求助!!波形延时复制出现问题。
麻烦大家问个棘手的问题,代码是根据CP输入信号分频,输出PCI1_CLK和PCI2_CLK,已经分频的间隔时间。PCI2_CLK是PCI1_CLK的延时复制。 为什么PCI2_CLK仿真出来和示波器打出来波形都不对。麻烦哪 ......
yekeyaopei FPGA/CPLD
555电路(Protel仿真)视频教程
http://player.youku.com/player.php/sid/XMjA3ODM0ODAw/v.swf 与大家分享一下...
lilong8470 模拟电子
综合出错的问题
我在做一设计时遇到如下问题:前仿真没有问题,但是综合时出现如下错误: cannot mix blocking and non blocking assignment on signal .点击错误指向如下代码, input clk,rst,d_in; outp ......
zhgshi FPGA/CPLD
有没有人做过2812控制液晶实时显示波形的程序阿?
问题如标题所示,我现在用的是sed1335,应该怎样编写程序呢,我使用2812的gpiob0-b7作为液晶的数据口,用gpiod口的四个口模拟液晶的读写时序,请高人指点一下,十分感谢。...
我是特种兵 微控制器 MCU

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1079  1652  1698  1039  2509  22  34  35  21  51 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved