Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating
Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
Semiconductor Components Industries, LLC, 2013
May, 2013
22008 MS 20080204-S00007 / 41807 MS PC 20070406-S00004 No.A0792-1/6
LV8019LP
Recommended Operating Conditions
at Ta = 25°C and SGND = PGND = 0V
Parameter
Output block supply voltage
Control block supply voltage
Constant current output block
supply voltage
Input signal voltage
Maximum input signal frequency
VIN
fmax
Duty = 50%
0 to VCC
100
V
kHz
Symbol
VM
VCC
VRGIN
Conditions
Ratings
3.0 to 7.4
2.7 to 6.0
1.5 to VCC
Unit
V
V
V
Electrical Characteristics
Ta
=
25°C, VCC = VM = 5V, and SGND = PGND = 0V unless otherwise specified.
Parameter
Standby mode output block
current consumption
Control block
current
consumption
Standby
mode
Operation
mode
High-level input voltage
Low-level input voltage
High-level input current
Low-level input current
High-level EN pin current
Low-level EN pin current
Output on
resistance
1
2
VINH
VINL
IINH
IINL
IENH
IENL
RON1
RON2
RSET
VISET
VCSAT
ICONL
VLVD
TOH
TOL
TSD
ΔTSD
IN*
IN*
IN*
IN*
EN
EN
VM = 5V, sink + source
VM = 3V, sink + source
Between ISET pin and SGND
RSET > 80Ω
RSET = 150Ω *1
CTRL = 0V
VCC pin voltage detection
The transition from 10% to 90% of the output
amplitude *2
Low-level output turn-on time
Thermal shutdown temperature
Thermal shutdown hysteresis
*1 : Voltage between CC pin and ISET pin
*2 : Design guarantee: These characteristics are not measured.
The transition from 90% to 10% of the output
amplitude *2
*2
*2
150
180
40
°C
°C
0.2
2.0
μs
2.10
2.35
0.1
80
0.90
1.05
1.20
1.5
1.0
2.60
1.0
0.30
0.45
-1.0
15
25
35
1.0
0.40
0.60
2.5
0
VCC
0.8
1.0
V
V
μA
μA
μA
μA
Ω
Ω
Ω
V
V
μA
V
μs
ICC
EN = 5V
0.8
1.3
mA
ICCO
EN = 0V, IN1 = IN2 = ICTRL = 0V
0
1.0
μA
Symbol
IMO
Conditions
min
EN = 0V, IN1 = IN2 = ICTRL = 0V
Ratings
typ
max
1.0
μA
Unit
ISET setting resistance
ISET pin voltage
CC pin output saturation voltage
CC pin output leakage current
Low voltage shutdown operation
voltage
High-level output turn-on time
No.A0792-2/6
LV8019LP
Package Dimensions
unit : mm (typ)
3321
1.5
Pd max – Ta
Specified circuit board : 40×50×0.8mm
3
, glass epoxy
four-layer (2S2P) board
Mounted on the specified circuit board
TOP VIEW
3.5
BOTTOM VIEW
13
12
18
19
0.35
0.35
Allowable power dissipation, Pd max – W
1.05
1.0
3.5
0.4
24
7
6
0.2
1
0.75
0.5
0.55
0.75
0.20
Independent IC
0.10
0.85MAX
TOP VIEW
0.0NOM
0
–
30
0
30
60
90
120
Ambient temperature, Ta – °C
SANYO : VQLP24(3.5X3.5)
Pin Assignment
PGND
PGND
PGND
PGND
OUT1
OUT2
19
24
23
22
21
OUT1
1
20
18
OUT2
OUT1
2
17
OUT2
VM
3
16
VM
(TOP VIEW)
VM
4
15
VM
VCC
5
14
SGND
NC
6
13
EN
11
7
ISET
9
10
IN1
Constant current output
CC
ISET
Constant current resistance
ICTRL
IN2
CC
NC
12
8
No.A0792-3/6
LV8019LP
Block Diagram
OUT1
OUT1
OUT1
OUT2
OUT2
OUT2
VM
VM
VM
VM
PGND
PGND
PGND
PGND
VCC
PREDRIVE
SGND
LOW VOLTAGE
SHUTDOWN
CONTROL LOGIC
for H Bridge
TSD
ENABLE
CONSTANT
CURRENT
CIRCUIT
ISET
EN
IN1
IN2
ICTRL
CC
Truth Table
EN
H
H
H
H
L
H
H
H : High level
L : Low level
Z : Hi-impedance
X : Don't care
IN1
H
H
L
L
X
X
X
IN2
H
L
H
L
X
X
X
CTRL
X
X
X
X
X
L
H
OUT1
L
H
L
Z
L
X
X
OUT2
L
L
H
Z
L
X
X
CC
X
X
X
X
L
Z
ON
Mode
Break
Forward
Reverse
Standby
Standby
Constant current
output off
Constant current
output on
No.A0792-4/6
LV8019LP
Pin Functions
Pin No.
11
12
Pin
IN1
IN2
Logic input 1
Logic input 2
The output is set by the combination of the input 1
and 2 states. See the truth table for details.
10
ICTRL
Controls the output on/off state of the constant
current block.
Description
Equivalent circuit
VCC
IN1
IN2
ICTRL
S-GND
10kΩ
13
EN
EN pin
Controls the on/off state of the H-bridge output
(OUT1 and OUT2) and the constant current output.
See the truth table for details.
VCC
10kΩ
200kΩ
S-GND
EN
1, 2, 24,
17, 18, 19
OUT1
OUT2
Output 1
Output 2
The source side is a p-channel transistor and sink
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
